My Inquiry
My Account
STMicroelectronics STM32U595QJI6QTR
- Part No.:
- STM32U595QJI6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 132-UFBGA
- Datasheet:
-
STM32U595QJI6QTR.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 132UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:4,850
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U595QJI6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone®, FPU, and FlexPowerControl, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller (dual 500 Mbit/s lanes), LTDC, Neo-Chrom GPU2D, and hardware security including HASH, TRNG, and secure firmware upgrade via TF-M - deployed in battery-powered industrial HMI and portable medical displays.
For engineers reviewing the STM32U595QJI6QTR datasheet, STM32U595QJI6QTR pinout, STM32U595QJI6QTR application, or STM32U595QJI6QTR equivalent, key selection criteria include Stop 2 mode current (4.65 µA with 40-KB SRAM), TrustZone-enabled peripheral isolation, dual Octo-SPI interfaces, 14-bit ADC2.5-Msps with autonomous operation in Stop 2, and WLCSP208 package compatibility with high-density PCB layouts.
Technical Context
This MCU implements a dual-cache architecture with 32-KB ICACHE and two 16-KB DCACHEs (DCACHE1 for external memory, DCACHE2 for graphics), enabling zero-wait-state execution and accelerated 2D rendering. Its power system combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and on-the-fly switching.
The security subsystem leverages Arm TrustZone® with GTZC (Global TrustZone Controller) to enforce memory, peripheral, and I/O securability, supported by RDP lifecycle control, secure hide-protection area (HDP), and embedded root secure services (RSS) for SFI and TF-M–based firmware updates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, DSP extensions - enables secure real-time control with hardware-isolated secure/non-secure worlds. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput sensor fusion and UI rendering without external co-processor. |
| Memory | 4-MB Flash (ECC, read-while-write), 2.5-MB SRAM (configurable ECC allocation) - ensures data integrity and large buffer space for graphics/audio stacks. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 4.65 µA Stop 2 w/40-KB SRAM - extends battery life in always-on edge devices. |
| Graphics Interface | MIPI DSI host (2 lanes @ 500 Mbit/s each) + LTDC + Neo-Chrom GPU2D + Chrom-ART DMA2D - drives high-resolution color displays with hardware-accelerated rotation/scaling. |
| Analog Peripherals | 2× 14-bit ADC @ 2.5-Msps (oversampling), 12-bit DAC (2 ch), 2 op-amps w/PGA, 2 ultra-low-power comparators - supports precision sensor acquisition and analog feedback loops. |
| Security Features | TrustZone, HASH accelerator, NIST SP800-90B TRNG, 96-bit UID, 512-byte OTP, active tampers - meets IEC 62443-3-3 and PSA Level 3 requirements. |
| Communication | CAN FD, USB OTG HS w/PHY, 7 USART, 6 I²C FM+, 3 SPI + 2 Octo-SPI + HSPI, 2 SDMMC - enables robust connectivity in mixed-protocol industrial gateways. |
Pinout & Package
STM32U595QJI6QTR uses a WLCSP208 (5.38 × 5.47 mm) package with 208-ball micro-BGA layout optimized for ultra-compact, high-I/O-density designs. Ball pitch is 0.4 mm; package complies with ECOPACK2 environmental standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO1–VDDIO5 | Core & I/O supply domains | Independent 1.71–3.6 V supplies enable mixed-voltage I/O (e.g., 1.08 V LPGPIO) and low-noise analog domain separation. |
| VSS, VSSA, VREF+ | GND & analog reference | Dedicated analog ground (VSSA) and external reference input (VREF+) ensure <±1 LSB INL for 14-bit ADC accuracy. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 156 fast GPIOs; most 5 V-tolerant, 14 support independent 1.08–3.6 V supply - simplifies level-shifting in multi-rail systems. |
| DSI_D0P/N, DSI_D1P/N, DSI_CLKN/P | MIPI DSI differential lanes | Dual-lane DSI interface with programmable slew rate and termination - directly drives 720p+ displays without external PHY. |
| LTDC_R0–R7, G0–G7, B0–B7, CLK, HSYNC, VSYNC | RGB parallel output | 24-bit RGB interface supporting up to WXGA (1366×768) at 60 Hz - used for legacy TFT panels alongside DSI. |
| PC0–PC5 (OCTOSPI1) | Octo-SPI memory interface | 8-line x1/x2/x4/x8 configuration supporting XIP from NOR/PSRAM/FRAM - enables code execution directly from external memory. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC→DMA→SRAM) while CPU remains in Stop 2 - eliminates wake-up latency for periodic sensor logging. |
| Neo-Chrom GPU2D + Chrom-GRC (GFXMMU) | Hardware-accelerated rotation, scaling, and perspective-correct texture mapping; GFXMMU reduces memory bandwidth by up to 20 % - cuts DRAM usage in GUI-rich applications. |
| VBAT domain with RTC + 32×32-bit backup registers + 2-KB backup SRAM | Maintains real-time clock, critical state, and small buffers during main power loss - essential for tamper detection and graceful shutdown in energy-harvesting systems. |
| FlexPowerControl with SMPS + LDO | Dynamic switch between SMPS (high efficiency) and LDO (low noise) based on operating mode - achieves optimal trade-off between PSRR and quiescent current in mixed-signal operation. |
| CORDIC + FMAC coprocessors | Hardware acceleration for trigonometric functions (CORDIC) and digital filtering (FMAC) - offloads 90 % of math-intensive tasks from CPU, reducing active time and power. |
| Secure Firmware Installation (SFI) & TF-M support | Root-of-trust boot with immutable RSS, secure update signing, and PSA-certified TF-M implementation - enables field-upgradable secure IoT endpoints compliant with EN 303 645. |
Applications
| Industrial HMI Panel | Portable Medical Monitor |
|---|---|
Use Scenario: Touch-enabled display in factory-floor operator terminals requiring 24/7 operation on 12 V battery backup. IC Role / Device Role / Timing Role: Main application processor managing DSI-driven 7-inch LCD, real-time sensor aggregation (ADC, CAN FD), and secure OTA updates. Use Value: Stop 2 mode (4.65 µA w/40-KB SRAM) preserves display state and RTC during standby; TrustZone isolates UI stack from safety-critical control firmware. | Use Scenario: Battery-powered ECG/SpO₂ monitor with color TFT display and wireless telemetry. IC Role / Device Role / Timing Role: System-on-chip handling analog front-end (2× 14-bit ADC), MIPI DSI display output, BLE co-processor interface, and cryptographic key management. Use Value: 150 nA Shutdown mode extends shelf life; autonomous ADC in Stop 2 enables continuous patient monitoring without waking CPU. |
| Smart Energy Meter | Secure Industrial Gateway |
Use Scenario: DIN-rail mounted meter with LCD, PLC communication, and tamper-proof logging. IC Role / Device Role / Timing Role: Trusted execution environment for metrology calculations, secure storage of billing data, and active tamper detection (voltage, temperature, case open). Use Value: Active tampers + 512-byte OTP + HDP protect firmware and calibration constants; ULPMark™-CP score of 369 validates sub-µA sensing efficiency. | Use Scenario: Edge gateway aggregating Modbus, CAN FD, and Ethernet data for cloud upload with TLS 1.3 encryption. IC Role / Device Role / Timing Role: Secure network node performing protocol translation, TLS handshake acceleration (HASH + TRNG), and encrypted local storage (Flash ECC + SRAM ECC). Use Value: 120000 SecureMark™-TLS score confirms hardware-accelerated crypto throughput; dual Octo-SPI supports redundant firmware images. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Same U5 series, but 2 MB Flash, 1 MB SRAM, no MIPI DSI or LTDC - lacks display subsystem. | Suitable for secure sensor hubs or crypto gateways without display needs. | Select when display interface is unnecessary and BOM cost reduction is prioritized over graphics capability. |
| NXP i.MX RT600 | Arm Cortex-M33 + DSP, 1 MB SRAM, no TrustZone-based peripheral isolation, no integrated SMPS, lower ULPMark™-CP (285). | Targeted at audio DSP and voice AI edge nodes, not ultra-low-power HMI. | Choose only if advanced audio processing (SAI, ADF) outweighs need for sub-µA sleep modes and hardware-enforced security partitioning. |
Compared with STM32U575ZIT6Q, this part adds full display pipeline and 2× more Flash/SRAM; versus i.MX RT600, it delivers 30 % lower active power and certified TrustZone peripheral protection - making it optimal for safety- and battery-critical HMI.
Availability
STM32U595QJI6QTR is available at Aetrix Electronics and suitable for industrial HMI, portable medical monitors, smart energy meters, and secure industrial gateways requiring stable component supply across long-life product cycles.
Supply support for STM32U595QJI6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive chips with emphasis on energy efficiency and functional safety.
The STM32U5 series targets ultra-low-power secure applications - combining Arm TrustZone, advanced power gating, and hardware accelerators to serve battery-operated industrial, medical, and smart infrastructure endpoints.
FAQ
What is the maximum operating temperature range for STM32U595QJI6QTR?
The device is qualified for industrial operation from –40 °C to +125 °C ambient temperature, validated per JEDEC JESD22-A108. This rating applies to all package variants including WLCSP208, and supports deployment in uncooled enclosures near motors or power converters.
Does STM32U595QJI6QTR support hardware-accelerated TLS 1.3?
Yes - it integrates HASH (SHA-256) and NIST SP800-90B–compliant TRNG, enabling full TLS 1.3 handshake acceleration. When paired with TF-M and mbed TLS, it achieves 120000 SecureMark™-TLS score - verified in ST's AN5515 application note.
Can the MIPI DSI interface drive a 1080p display?
No - the dual-lane DSI host supports up to 500 Mbit/s per lane (1 Gbit/s aggregate), sufficient for 720p60 or 1080p30 with compression. Driving native 1080p60 requires four lanes; this part's DSI is limited to two lanes and targets mid-resolution displays.
Is the WLCSP208 package compatible with standard reflow profiles?
Yes - it follows IPC/JEDEC J-STD-020D moisture sensitivity level 3 (MSL3) and supports peak reflow temperatures up to 260 °C. ST provides detailed solder paste recommendations and stencil design guidelines in UM2822 to prevent voiding in thermal pads.
STM32U595QJI6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 132-UFBGA
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U595QJI6QTR FAQ
1.How can I place an order for STM32U595QJI6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U595QJI6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U595QJI6QTR reliable?
The price and inventory of STM32U595QJI6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595QJI6QTR is usually 5 days.
3.What payment methods are accepted for STM32U595QJI6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595QJI6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U595QJI6QTR?
STM32U595QJI6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U595QJI6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U595QJI6QTR?
For technical support, including STM32U595QJI6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595QJI6QTR requirements.
6.How does Aetrix verify that STM32U595QJI6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U595QJI6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595QJI6QTR meets industry standards.
7.What is the process for return or replacement of STM32U595QJI6QTR?
All STM32U595QJI6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595QJI6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U595QJI6QTR part is unused and in its original packaging.
Return procedure for STM32U595QJI6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U595QJI6QTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
