My Inquiry
My Account
STMicroelectronics STM32U595RJT6Q
- Part No.:
- STM32U595RJT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U595RJT6Q.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,454
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U595RJT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), LTDC, MIPI® DSI host controller, Neo-Chrom GPU, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C. It targets secure, graphics-rich IoT edge nodes requiring autonomous low-power operation and real-time sensor fusion.
For engineers reviewing the STM32U595RJT6Q datasheet, STM32U595RJT6Q pinout, STM32U595RJT6Q application, or STM32U595RJT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM-peripheral autonomy in Stop 2 mode, 18.5 µA/MHz Run-mode efficiency, dual 14-bit ADCs with hardware oversampling, and MIPI DSI lane support for embedded display subsystems.
Technical Context
The device implements a dual-cache architecture with 32-Kbyte ICACHE and two 16-Kbyte DCACHEs-one for external memories and one dedicated to graphics-enabling zero-wait-state execution and accelerated 2D rendering. Its FlexPowerControl system supports dynamic voltage scaling between LDO and SMPS, with on-the-fly switching and multiple low-power modes down to 150 nA Shutdown.
TrustZone security is deeply integrated across memory (Flash/SRAM partitioning), peripherals (securable I/Os, timers, ADCs), and boot flow (root of trust, HDP, SFI). The cryptographic suite includes HASH, NIST SP800-90B-compliant TRNG, CORDIC, FMAC, and secure firmware upgrade via TF-M.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with floating-point math and memory isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and UI rendering without external co-processors. |
| Memory | 4 MB Flash (ECC, read-while-write), 2.5 MB SRAM (configurable ECC) - ensures data integrity and large buffer space for OTA updates and graphics frame buffers. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - enables multi-year battery life in always-on sensor gateways. |
| Graphics Interface | MIPI DSI host (2 lanes @ 500 Mbit/s), LTDC, Neo-Chrom GPU2D, Chrom-ART DMA2D - drives high-resolution TFT displays with hardware-accelerated rotation and transparency. |
| Analog Peripherals | 2× 14-bit ADC @ 2.5 Msps (oversampling), 12-bit DAC ×2, 2 OPAMPs, 2 comparators - supports precision sensor acquisition and analog actuation in autonomous Stop 2 mode. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, active tampers, HASH, TRNG - meets PSA Level 3 and SESIP certification requirements for secure firmware lifecycle management. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad. Pin count: 64 leads; RoHS-compliant ECOPACK2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power supply / ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines for stable 160 MHz core clock. |
| VDDA, VSSA | Analog domain supply / ground | Independent analog rail enabling precise ADC/DAC operation with reduced noise coupling from digital switching. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 156 fast I/Os; most 5V-tolerant, 14 with independent 1.08–3.6 V supply - enables mixed-voltage interface to sensors, displays, and legacy peripherals. |
| PC13–PC15 | RTC oscillator inputs | Connects 32.768 kHz crystal for calendar RTC with hardware calibration - maintains timekeeping in VBAT mode with <1 ppm drift. |
| PD0–PD1 | MIPI DSI differential pair | DSI clock lane (DP/DM); requires controlled impedance routing (100 Ω differential) for reliable 500 Mbit/s link to display panels. |
| PE2–PE7 | LTDC RGB interface | 24-bit parallel RGB output (R0–R7, G0–G7, B0–B7) - drives TFT panels up to WXGA (1280×800) without external timing controller. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→memory→DAC) without CPU wake-up - reduces active time by >90% in sensor logging applications. |
| Neo-Chrom GPU2D + Chrom-GRC | Hardware-accelerated rotation, scaling, and perspective-correct texture mapping with 20% resource optimization - cuts CPU load for GUI animations by ~70%. |
| Dual 14-bit ADC with hardware oversampling | 2.5 Msps sampling with up to 16× oversampling → effective 16-bit resolution at 156 kSPS - eliminates need for external precision ADC in vibration monitoring systems. |
| Secure Firmware Installation (SFI) | Root-secured services (RSS) validate and install signed firmware images - prevents unauthorized code execution during field updates. |
| SMPS + LDO dual-regulator system | On-the-fly switching between SMPS (high-efficiency) and LDO (low-noise) - optimizes power delivery for mixed analog/digital workloads without PCB redesign. |
Applications
| Smart Utility Meter | Industrial HMI Panel |
|---|---|
Use Scenario: Battery-powered gas/water meter with tamper detection, local display, and NB-IoT backhaul. IC Role / Device Role / Timing Role: Main application processor managing sensor acquisition (pressure/temp), secure metrology algorithms, MIPI DSI-driven e-ink display, and encrypted wireless transmission. Use Value: 195 nA Standby current extends 10-year battery life; TrustZone isolates metrology firmware from UI stack; LPBAM autonomously samples sensors every 30 s without waking CPU. | Use Scenario: DIN-rail mounted operator interface with 7-inch TFT display, touch overlay, and CAN FD fieldbus connectivity. IC Role / Device Role / Timing Role: Graphics-capable controller running FreeRTOS-based UI, driving LTDC+MIPI DSI display, acquiring analog process signals, and bridging to industrial networks. Use Value: Neo-Chrom GPU renders smooth vector graphics at 60 fps; dual 14-bit ADCs digitize 4–20 mA loops with <0.01% linearity; CAN FD handles deterministic motion control messaging. |
| Secure Wearable Gateway | Medical Sensor Hub |
Use Scenario: HIPAA-compliant wearable aggregator collecting ECG, SpO₂, and motion data for cloud upload via BLE/Wi-Fi. IC Role / Device Role / Timing Role: Secure edge node performing on-device signal preprocessing, encrypted storage, and authenticated OTA updates using TF-M. Use Value: PSA Level 3 certified security enforces data confidentiality; 12-bit DAC + OPAMPs condition analog biosignals; 480 nA Standby w/RTC enables multi-week standby between sync events. | Use Scenario: Portable diagnostic device with multi-channel analog front-end, color LCD, and USB-C PD charging. IC Role / Device Role / Timing Role: Central controller managing simultaneous 12-lead ECG acquisition, real-time FFT analysis, touchscreen UI, and USB Type-C power delivery negotiation. Use Value: Dual ADCs sample 12 leads synchronously at 2.5 Msps; UCPD controller manages bidirectional power and data over single USB-C port; Chrom-ART DMA2D composites live waveform overlays with zero CPU overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same core, 2 MB Flash, 1 MB SRAM, no MIPI DSI or LTDC, lower pin count (144 vs 169) | Suitable for cost-sensitive secure IoT nodes without embedded display | Select when graphics capability is unnecessary and BOM cost reduction is critical. |
| NXP i.MX RT1176DVMAA | Arm Cortex-M7 + M4 dual-core, 1 MB SRAM, no TrustZone, higher power (25 µA/MHz Run), no LPBAM | Better for high-throughput audio/video streaming but lacks sub-µA low-power autonomy | Choose only if raw DSP performance outweighs battery life and security requirements. |
Compared with STM32U575ZIT6, the STM32U595RJT6Q adds MIPI DSI, LTDC, and 2× more Flash/SRAM for display-intensive secure edge devices; versus i.MX RT1176DVMAA, it delivers 3.7× lower Run-mode power and hardware-enforced TrustZone isolation at the expense of single-core throughput.
Availability
STM32U595RJT6Q is available at Aetrix Electronics and suitable for smart utility meters, industrial HMI panels, secure wearable gateways, and medical sensor hubs requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32U595RJT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM32U5 series is designed for ultra-low-power, secure, and graphics-capable edge applications - targeting battery-operated IoT endpoints, industrial HMIs, and medical wearables where energy efficiency, functional safety, and visual interactivity converge.
FAQ
What is the maximum operating temperature range for STM32U595RJT6Q?
The STM32U595RJT6Q is qualified for operation from –40 °C to +125 °C ambient temperature. This extended grade enables deployment in harsh industrial environments, such as motor control cabinets or outdoor utility enclosures, without derating. Thermal performance is validated with the LQFP64 package's exposed pad properly soldered to a thermal plane.
Does STM32U595RJT6Q support hardware-accelerated cryptography beyond HASH and TRNG?
Yes - it includes CORDIC for trigonometric acceleration and FMAC for filter math operations, but no dedicated AES/SHA accelerator. Cryptographic primitives like TLS 1.2/1.3 are implemented in software using TrustZone-isolated memory and the HASH/TRNG blocks. For hardware AES, consider STM32H5 or external secure elements.
Can the MIPI DSI interface drive a 1080p display?
No - the MIPI DSI host supports two lanes at up to 500 Mbit/s each (1 Gbit/s total), sufficient for WVGA (800×480) or HD (1280×720) at 60 Hz with 24-bit color. Driving native 1080p (1920×1080) would require ≥2.1 Gbit/s bandwidth; this device targets mid-resolution embedded displays, not smartphone-class panels.
How does LPBAM reduce system-level power consumption?
LPBAM enables autonomous peripheral sequences (e.g., ADC sampling → DMA transfer → memory write → DAC output) without CPU intervention, even in Stop 2 mode. This eliminates wake-up latency and CPU leakage, reducing average current by up to 90% in periodic sensing tasks - verified in ST's ULPMark™-CP benchmark achieving 369 points.
STM32U595RJT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 47
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U595RJT6Q FAQ
1.How can I place an order for STM32U595RJT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U595RJT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U595RJT6Q reliable?
The price and inventory of STM32U595RJT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595RJT6Q is usually 5 days.
3.What payment methods are accepted for STM32U595RJT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595RJT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U595RJT6Q?
STM32U595RJT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U595RJT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U595RJT6Q?
For technical support, including STM32U595RJT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595RJT6Q requirements.
6.How does Aetrix verify that STM32U595RJT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U595RJT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595RJT6Q meets industry standards.
7.What is the process for return or replacement of STM32U595RJT6Q?
All STM32U595RJT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595RJT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U595RJT6Q part is unused and in its original packaging.
Return procedure for STM32U595RJT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U595RJT6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
