My Inquiry
My Account
STMicroelectronics STM32U595ZIT6
- Part No.:
- STM32U595ZIT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32U595ZIT6.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U595ZIT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller, LTDC, Neo-Chrom GPU, and dual 14-bit ADCs-targeting secure, graphics-rich IoT edge nodes and battery-powered HMI applications.
For engineers reviewing the STM32U595ZIT6 datasheet, STM32U595ZIT6 pinout, STM32U595ZIT6 application, or STM32U595ZIT6 equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, 18.5 µA/MHz Run current at 3.3 V, and dual Octo-SPI interfaces for external memory expansion.
Technical Context
The STM32U595ZIT6 implements a dual-bank Flash architecture with read-while-write capability and hardware ECC, enabling robust firmware updates and secure code execution. Its FlexPowerControl system supports seven low-power modes-including 480 nA Standby with RTC and 2 µA Stop 3 with 40 KB SRAM-managed via embedded SMPS and LDO regulators with dynamic voltage scaling.
TrustZone® partitions memory and peripherals into secure/non-secure worlds, enforced by GTZC and securable I/Os; cryptographic acceleration includes HASH, CORDIC, FMAC, and NIST SP800-90B–compliant TRNG. The Neo-Chrom GPU and Chrom-ART Accelerator (DMA2D) offload 2D graphics rendering, while MIPI DSI (dual 500 Mbit/s lanes) and LTDC drive high-resolution displays directly.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions-enables secure real-time control with floating-point math and memory isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-achieved via 32-KB ICACHE and ART Accelerator for zero-wait-state flash execution. |
| Memory | 4 MB Flash (ECC, dual-bank RWW), 2.5 MB SRAM (configurable ECC)-supports safe over-the-air updates and large buffer storage for graphics/audio. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM-enables multi-year battery life in sensor hubs and wearables. |
| Graphics Interface | MIPI DSI host (2 lanes @ 500 Mbit/s each) + LTDC + Neo-Chrom GPU + DMA2D-drives QXGA (2048×1536) displays with hardware-accelerated rotation and blending. |
| Analog Peripherals | Dual 14-bit ADCs (2.5 Msps, hardware oversampling), 12-bit DAC (2 ch), 2 op-amps with PGA, 2 ultra-low-power comparators-supports precision sensor acquisition and analog signal conditioning. |
| Security Features | TrustZone, secure boot with unique entry, 512-byte OTP, active tampers, HASH accelerator, and TF-M–ready secure firmware upgrade-meets PSA Level 3 and SESIP certification requirements. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with 156 fast I/Os-most 5V-tolerant, up to 14 with independent 1.08–3.6 V supply. Pin functions validated per DS13633 Rev 3 Section 4.2 (Pin Description) and Table 17 (Pin Assignment for LQFP144).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Separate domains enable noise isolation for ADC/DAC and flexible I/O voltage scaling down to 1.08 V. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 156 total GPIOs with interrupt capability; up to 14 support independent VDDIO2 supply for mixed-voltage interfacing. |
| PF14, PF15, PG13, PG14 | MIPI DSI lane signals | Dedicated differential pairs for high-speed display interface-supports DSI video/commands with embedded clock recovery. |
| PE2–PE7, PF10–PF13 | LTDC data/control outputs | 24-bit RGB + sync signals for parallel TFT LCD driving-compatible with resistive/capacitive touch controllers via TSC. |
| PD0–PD15 | Octo-SPI interface (OCTOSPI1) | 8-line x1/x2/x4/x8 configuration for high-bandwidth external NOR/PSRAM/F-RAM-replaces legacy Quad-SPI with doubled throughput. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→SPI→memory) without CPU wake-up-functional down to Stop 2 mode for continuous sensor logging. |
| Neo-Chrom GPU (GPU2D) | Hardware-accelerated rotation, scaling, and perspective-correct texture mapping-reduces CPU load by >70 % vs. software rendering in GUI frameworks. |
| Chrom-GRC (GFXMMU) | Graphics resource compression engine delivering up to 20 % bandwidth reduction on frame buffer transfers-extends battery life in display-intensive applications. |
| Secure Firmware Installation (SFI) | Root-secured services (RSS) validate and install signed firmware images-eliminates need for external secure elements in OTA update architectures. |
| VBAT Domain | RTC, 32 × 32-bit backup registers, and 2 KB backup SRAM retain state during main power loss-enables tamper-proof timekeeping and critical context preservation. |
Applications
| Smart Wearable Display | Secure Industrial Sensor Hub |
|---|---|
Use Scenario: Always-on fitness tracker with color AMOLED display, motion sensors, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Main application processor managing sensor fusion, GUI rendering via MIPI DSI/LTDC, and secure BLE stack execution in TrustZone non-secure world. Use Value: 18.5 µA/MHz Run current and LPBAM extend battery life to 14+ days; Neo-Chrom GPU enables smooth 60 Hz UI animation without frame drops. |
Use Scenario: IP67-rated environmental monitor deployed in remote locations with temperature/humidity/pressure sensing and LoRaWAN uplink. IC Role / Device Role / Timing Role: Secure edge node controller performing autonomous sensor acquisition, crypto-signed data packaging, and low-duty-cycle wireless transmission. Use Value: 480 nA Standby with RTC ensures precise wake-up scheduling; TrustZone isolates sensor drivers from communication stack to prevent firmware compromise. |
| Medical Point-of-Care HMI | Energy-Efficient Smart Home Gateway |
Use Scenario: Portable ultrasound assistant with touchscreen GUI, analog front-end, and USB-C PD charging. IC Role / Device Role / Timing Role: Dual-role controller handling real-time beamforming calculations (FPU), high-fidelity display output (LTDC + DSI), and secure USB Type-C power delivery negotiation (UCPD). Use Value: 2.5 MB SRAM buffers full-frame image data; UCPD peripheral eliminates need for external PD controller-reducing BOM count and PCB area. |
Use Scenario: Zigbee/Z-Wave + Matter gateway with local voice processing, multi-color status LED matrix, and encrypted cloud sync. IC Role / Device Role / Timing Role: Central hub MCU running Matter SDK in non-secure world while isolating secure key storage and TLS acceleration (HASH + TRNG) in TrustZone secure world. Use Value: 120000 SecureMark™-TLS score validates hardware-accelerated TLS 1.3 handshake performance; dual Octo-SPI supports concurrent OTA and local app storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same core and peripherals but limited to 2 MB Flash, 1 MB SRAM, no MIPI DSI, and no Neo-Chrom GPU. | Suitable for secure sensor nodes without display requirements-lacks graphics acceleration and high-res display interfaces. | Select when display functionality is unnecessary and cost/BOM simplification is prioritized over GUI capability. |
| RA8T1M20GBM#AC0 | Renesas RA8 series with Cortex-M85, 2 MB Flash, 1.5 MB SRAM, and 2D graphics accelerator-but no TrustZone, no MIPI DSI, and higher active current (28 µA/MHz). | Targets real-time motor control with GUI; lacks PSA-certified security architecture and ultra-low-power standby modes. | Choose only if Armv8.1-M vector extensions or specific Renesas ecosystem tools outweigh STM32U595's security and power advantages. |
Compared with STM32U575ZIT6 and RA8T1M20GBM#AC0, the STM32U595ZIT6 uniquely combines PSA Level 3–certifiable TrustZone, sub-µA standby, MIPI DSI, and Neo-Chrom GPU-making it the only option for battery-powered, secure, high-resolution HMI endpoints requiring field-upgradable firmware and tamper resistance.
Availability
STM32U595ZIT6 is available at Aetrix Electronics and suitable for smart wearables, medical HMIs, industrial sensor gateways, and energy-efficient home automation systems requiring stable component supply across long product lifecycles.
Supply support for STM32U595ZIT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors.
The STM32U5 series is ST's flagship ultra-low-power MCU platform built on the Arm Cortex-M33 core, targeting secure, battery-operated IoT edge devices with rich human-machine interfaces and stringent functional safety requirements.
FAQ
What is the maximum operating temperature range for the STM32U595ZIT6?
The STM32U595ZIT6 is rated for operation from –40 °C to +125 °C ambient temperature, validated per DS13633 Rev 3 Section 5.3.1. This extended range supports deployment in automotive under-hood modules, industrial PLCs, and outdoor environmental sensors without derating.
Does the STM32U595ZIT6 support hardware-based secure boot with public-key verification?
Yes-the device implements a root of trust using a unique boot entry point, secure hide-protection area (HDP), and embedded root secure services (RSS). It validates ECDSA-signed firmware images during reset, enforcing immutable secure boot before any user code executes.
Can the MIPI DSI interface operate independently of the LTDC controller?
No-the MIPI DSI host controller requires LTDC as its pixel source; LTDC generates the video timing and pixel stream fed into DSI for serialization. However, DSI can transmit command packets (e.g., display sleep/wake) without active LTDC video output.
How many wake-up pins are available in Shutdown mode?
The STM32U595ZIT6 provides 24 dedicated wake-up pins in Shutdown mode, all capable of generating a reset or exit event from the 150 nA state. These include all GPIOs except those multiplexed with JTAG/SWD debug pins (e.g., PA13/PA14), as confirmed in Section 3.9.3 of DS13633 Rev 3.
STM32U595ZIT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U595ZIT6 FAQ
1.How can I place an order for STM32U595ZIT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U595ZIT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U595ZIT6 reliable?
The price and inventory of STM32U595ZIT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595ZIT6 is usually 5 days.
3.What payment methods are accepted for STM32U595ZIT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595ZIT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U595ZIT6?
STM32U595ZIT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U595ZIT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U595ZIT6?
For technical support, including STM32U595ZIT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595ZIT6 requirements.
6.How does Aetrix verify that STM32U595ZIT6 is sourced from the original manufacturer or authorized distributors?
All STM32U595ZIT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595ZIT6 meets industry standards.
7.What is the process for return or replacement of STM32U595ZIT6?
All STM32U595ZIT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595ZIT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U595ZIT6 part is unused and in its original packaging.
Return procedure for STM32U595ZIT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U595ZIT6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
