STMicroelectronics STM32U595ZIY6QTR
- Part No.:
- STM32U595ZIY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 150-UFBGA, WLCSP
- Datasheet:
-
STM32U595ZIY6QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 150WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,769
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U595ZIY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and integrated graphics acceleration (Neo-Chrom GPU, Chrom-ART), delivering 240 DMIPS at up to 160 MHz. It features 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller (2 lanes @ 500 Mbit/s), LTDC, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C. It targets secure, battery-constrained UI-rich edge devices such as smart thermostats and portable medical displays.
For engineers reviewing the STM32U595ZIY6QTR datasheet, STM32U595ZIY6QTR pinout, STM32U595ZIY6QTR application, or STM32U595ZIY6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, 18.5 µA/MHz Run current at 3.3 V, dual 14-bit ADCs (2.5 Msps), and MIPI DSI + LTDC coexistence for high-fidelity embedded displays.
Technical Context
The device integrates a dual-cache Arm Cortex-M33 core (32 KB I-Cache, 16 KB D-Cache1) with TrustZone partitioning, enabling hardware-isolated secure and non-secure firmware execution. Its FlexPowerControl architecture supports seven low-power modes-including 480 nA Standby with RTC and 2 µA Stop 3 with 40 KB SRAM-managed via embedded SMPS and LDO regulators with dynamic voltage scaling.
Graphics subsystem includes Neo-Chrom GPU (GPU2D) for rotation/scaling, Chrom-ART Accelerator (DMA2D) for alpha-blending and memory-to-memory transfers, and Chrom-GRC (GFXMMU) for resource optimization. The MIPI DSI host controller supports two high-speed lanes (500 Mbit/s each), while LTDC drives RGB/TTL panels up to 24-bit color depth at 60 Hz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic offload and deterministic interrupt latency. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieves zero-wait-state execution from Flash via ART Accelerator, supporting demanding UI and sensor fusion workloads. |
| Memory | 4 MB Flash (ECC, RWW), 2.5 MB SRAM (configurable ECC) - provides robust code storage and large buffer space for graphics frame buffers and OTA update staging. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - enables multi-year battery life in always-on sensing and display wake-on-event applications. |
| Graphics Interfaces | MIPI DSI (2 lanes @ 500 Mbit/s), LTDC, Neo-Chrom GPU, Chrom-ART Accelerator - supports high-resolution, low-latency touch-enabled displays without external GPU. |
| Analog Peripherals | Two 14-bit ADCs (2.5 Msps, hardware oversampling), 12-bit DAC (2 ch), 2 op-amps, 2 comparators - enables precision sensor acquisition and analog feedback control in same chip. |
| Security | TrustZone, Secure Boot, HDP, SFI, HASH, TRNG (NIST SP800-90B), 96-bit UID, 512-byte OTP - meets PSA Certified Level 3 and SESIP requirements for firmware integrity and data confidentiality. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with 156 fast I/Os - supports full peripheral mapping including dual OCTOSPI, HSPI, MIPI DSI, LTDC, USB OTG HS, and FDCAN FD, while maintaining 5 V-tolerant capability on most pins and independent supply for up to 14 I/Os down to 1.08 V.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, Analog, I/O Power Supplies | Dedicated rails enable noise isolation between digital logic, analog converters, and low-voltage I/O banks; supports flexible power sequencing. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 156 total GPIOs with interrupt capability; most are 5 V-tolerant and support multiple alternate functions (e.g., SPI, I2C, DSI, LTDC signals). |
| DSI_D0P/N, DSI_D1P/N, DSI_CLKN/P | MIPI DSI Differential Lanes & Clock | Two fully compliant DSI data lanes + clock lane for direct connection to DSI display panels; supports video and command modes up to 500 Mbit/s per lane. |
| LTDC_R0–R7, G0–G7, B0–B7, CLK, HSYNC, VSYNC, DE | RGB/TTL Parallel Display Interface | 24-bit parallel output driving TFT-LCDs up to WXGA (1366×768); synchronized with MIPI DSI via shared pixel clock domain. |
| NRST | Active-low Reset Input | Asynchronous reset pin with internal pull-up; accepts 1.65–5.5 V logic levels and supports tamper-aware reset detection. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→memory→DAC→GPIO) to operate autonomously in Stop 2 mode - eliminates CPU wake-ups for sensor logging or waveform generation. |
| Neo-Chrom GPU (GPU2D) | Hardware-accelerated 2D rendering supporting arbitrary-angle rotation, perspective-correct texture mapping, and alpha blending - reduces CPU load by >70 % vs. software rendering in GUI frameworks. |
| Chrom-GRC (GFXMMU) | Graphics Resource Controller dynamically allocates GPU memory bandwidth and prioritizes display refresh over background rendering - ensures jitter-free UI updates under mixed workload conditions. |
| FlexPowerControl with SMPS | Integrated step-down SMPS replaces external DC/DC converter; supports on-the-fly switching between LDO and SMPS modes during voltage scaling - improves efficiency by 30 % in active modes vs. LDO-only operation. |
| Secure Firmware Installation (SFI) | Embedded Root Secure Services (RSS) validate and install signed firmware images using public-key cryptography - enables field-upgradable secure boot without external secure element. |
Applications
| Smart Home Thermostat | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered wall-mounted thermostat with color LCD, capacitive touch, ambient temperature/humidity sensing, and BLE/Wi-Fi connectivity. IC Role / Device Role / Timing Role: Main application MCU managing UI rendering (via LTDC+DSI), sensor acquisition (dual ADCs), secure OTA updates (TrustZone+SFI), and low-power scheduling (LPBAM). Use Value: 18.5 µA/MHz Run current and 480 nA Standby with RTC extend battery life beyond 5 years; MIPI DSI enables sharp, responsive display without external bridge IC. |
Use Scenario: Handheld ECG/SpO₂ monitor with OLED display, clinical-grade analog front-end, and encrypted patient data storage. IC Role / Device Role / Timing Role: Secure system-on-chip handling analog signal conditioning (op-amps, 14-bit ADC), real-time waveform rendering (Neo-Chrom GPU), and HIPAA-compliant data encryption (HASH+TRNG+OTP). Use Value: On-chip TrustZone isolates sensitive biosignal processing from UI stack; 2.5 Msps ADC sampling captures high-fidelity cardiac waveforms; VBAT mode preserves RTC and 2 KB backup SRAM during battery swap. |
| Industrial HMI Panel | Asset Tracking Gateway |
Use Scenario: DIN-rail mounted factory HMI with 7-inch TFT display, CAN FD fieldbus interface, and local data logging to PSRAM. IC Role / Device Role / Timing Role: Graphics-capable controller interfacing with PLCs via CAN FD, driving LTDC+DSI display, and managing secure firmware updates over cellular link. Use Value: Dual OCTOSPI interfaces connect to 128 MB PSRAM for frame buffering and 64 MB NOR flash for code storage; FDCAN FD supports 5 Mbps diagnostics and firmware download. |
Use Scenario: Solar-powered GPS tracker with e-ink display, GNSS receiver, and LoRaWAN backhaul, requiring multi-year operation on rechargeable Li-SOCl₂ cell. IC Role / Device Role / Timing Role: Ultra-low-power host MCU managing GNSS data parsing, location-based wake-up, e-ink refresh (via SPI), and secure payload signing before transmission. Use Value: 150 nA Shutdown mode with 24 wake-up pins enables event-triggered activation; CORDIC/FMAC accelerators offload GNSS coordinate math; UCPD supports USB-C power negotiation and debug port sharing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Same Cortex-M33 core and TrustZone, but 2 MB Flash, 1 MB SRAM, no MIPI DSI, no Neo-Chrom GPU, only single OCTOSPI. | Suitable for secure sensor hubs or BLE gateways without embedded display - lacks DSI/LTDC/GPU required for local UI. | Select when display capability is unnecessary and cost/size reduction is prioritized over graphics throughput. |
| NXP i.MX RT1189CVM8B | Arm Cortex-M85 core, 1.5 GHz, 2 MB SRAM, no TrustZone (uses SECO), dual LVDS/eDP display outputs, no integrated SMPS. | Targets higher-performance industrial displays with Linux support - requires external PMIC and lacks sub-µA low-power modes. | Select for Linux-capable edge AI inference with display, not for battery-constrained TrustZone-first designs. |
Compared with STM32U575ZIT6Q, the STM32U595ZIY6QTR adds MIPI DSI, LTDC, GPU2D, and 2× more Flash/SRAM - essential for standalone rich UIs. Versus i.MX RT1189CVM8B, it trades raw speed for certified ultra-low-power operation and integrated security - better suited for Class I medical or energy-harvested deployments.
Availability
STM32U595ZIY6QTR is available at Aetrix Electronics and suitable for smart home thermostats, portable medical monitors, industrial HMIs, and asset tracking gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STM32U595ZIY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered for battery-operated IoT endpoints and medical devices requiring PSA Level 3 certification, extended temperature operation (–40 °C to +125 °C), and integrated graphics acceleration.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32U595ZIY6QTR runs at up to 160 MHz with an ART Accelerator enabling zero-wait-state execution from Flash. Its performance is quantified at 240 DMIPS (Dhrystone 2.1), 655 CoreMark® (4.09 CoreMark®/MHz), and 369 ULPMark™-CP - benchmark values measured under specified voltage and temperature conditions per DS13633 Rev 3.
Does this MCU support secure boot and runtime firmware validation?
Yes. It implements a hardware-rooted secure boot chain using TrustZone, a secure hide-protection area (HDP), and embedded Root Secure Services (RSS). Secure Firmware Installation (SFI) validates signed firmware images at boot and runtime, and supports TF-M for PSA Certified Level 3 compliance - all documented in sections 3.6 and 3.54 of the datasheet.
What display interfaces does the STM32U595ZIY6QTR support simultaneously?
It supports MIPI DSI (2 lanes @ 500 Mbit/s) and LCD-TFT Controller (LTDC) concurrently. The Chrom-GRC (GFXMMU) manages shared memory bandwidth between them, allowing simultaneous DSI panel driving and LTDC-based RGB output - verified in functional overview section 3.19–3.21 and electrical characteristics table 5.3.33.
How many wake-up pins are available in Shutdown mode, and what is the typical current draw?
In Shutdown mode, 24 dedicated wake-up pins are available, and the typical current consumption is 150 nA at 3.3 V and 25 °C - specified in Table 5 of the datasheet (DS13633 Rev 3, page 183) under "Shutdown mode with VDD/VDDA powered off".
STM32U595ZIY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 150-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 22x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U595ZIY6QTR FAQ
1.How can I place an order for STM32U595ZIY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U595ZIY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U595ZIY6QTR reliable?
The price and inventory of STM32U595ZIY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595ZIY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U595ZIY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595ZIY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U595ZIY6QTR?
STM32U595ZIY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U595ZIY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U595ZIY6QTR?
For technical support, including STM32U595ZIY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595ZIY6QTR requirements.
6.How does Aetrix verify that STM32U595ZIY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U595ZIY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595ZIY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U595ZIY6QTR?
All STM32U595ZIY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595ZIY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U595ZIY6QTR part is unused and in its original packaging.
Return procedure for STM32U595ZIY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U595ZIY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

