My Inquiry
My Account
STMicroelectronics STM32U595ZJY6QTR
- Part No.:
- STM32U595ZJY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 150-UFBGA, WLCSP
- Datasheet:
-
STM32U595ZJY6QTR.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 150WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,433
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U595ZJY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller, LTDC, Neo-Chrom GPU, and dual 14-bit ADCs - deployed in battery-powered industrial HMI and secure edge sensor gateways.
For engineers reviewing the STM32U595ZJY6QTR datasheet, STM32U595ZJY6QTR pinout, STM32U595ZJY6QTR application, or STM32U595ZJY6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation down to Stop 2 mode, 150 nA Shutdown current, 160 MHz clock with ART Accelerator, and WLCSP208 package compatibility for space-constrained designs.
Technical Context
The device implements a dual-cache architecture with 32-Kbyte ICACHE and two 16-Kbyte DCACHEs (DCACHE1 for external memory, DCACHE2 for graphics), enabling zero-wait-state execution and accelerated 2D rendering via Chrom-ART and Neo-Chrom GPU. Its FlexPowerControl system supports dynamic voltage scaling between LDO and SMPS, with on-the-fly switching.
TrustZone security is hardware-enforced across memory (Flash/SRAM), peripherals (GPIO, I/O, timers), and boot flow - anchored by unique boot entry, secure hide-protection area (HDP), and embedded root secure services (RSS) for Secure Firmware Installation (SFI) and TF-M–based firmware upgrades.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic acceleration and memory isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - achieved via ART Accelerator with 0-wait-state flash execution and 1.5 DMIPS/MHz efficiency. |
| Memory | 4 MB Flash (ECC, 2-bank RWW), 2.5 MB SRAM (configurable ECC allocation) - supports robust firmware updates and large buffer handling in low-power modes. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - enables multi-year battery life in always-on sensor nodes. |
| Graphics Interface | MIPI DSI host (2 lanes @ 500 Mbit/s each) + LTDC + Neo-Chrom GPU2D - drives high-resolution color displays without CPU load. |
| Analog Peripherals | Dual 14-bit ADCs (2.5 Msps, hardware oversampling), 12-bit DAC (2 ch), 2 op-amps with PGA, 2 ultra-low-power comparators - supports precision sensor signal chain in autonomous Stop 2 mode. |
| Security Features | Hardware RNG (NIST SP800-90B compliant), HASH accelerator, 96-bit UID, 512-byte OTP, active tampers - meets PSA Level 3 and SESIP certification requirements. |
Pinout & Package
STM32U595ZJY6QTR is housed in a 208-pin WLCSP (5.38 × 5.47 mm) package with 0.4 mm pitch, optimized for ultra-compact portable and wearable applications. Pin assignment follows ST's standardized STM32U595 ballout for WLCSP208, supporting full peripheral routing including dual OCTOSPI, HSPI, MIPI DSI, and 156 GPIOs (most 5V-tolerant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO2 | Core & I/O power supply | 1.71–3.6 V dual-rail support enables flexible power domain partitioning and mixed-voltage interfacing. |
| VSS | Ground reference | Multiple dedicated VSS balls ensure low-impedance return paths for analog/digital domains and EMI suppression. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 156 fast GPIOs with interrupt capability; up to 14 support independent 1.08–3.6 V supply for interfacing with low-voltage sensors. |
| DSI_D0P/N, DSI_D1P/N, DSI_CLKN/P | MIPI DSI differential lanes | Dedicated high-speed differential pairs routed with controlled impedance for reliable 500 Mbit/s per lane display interface. |
| LTDC_R0–R7, G0–G7, B0–B7, CLK, DE, VS, HS | RGB parallel output | 24-bit RGB interface with sync signals supports direct connection to TFT panels without external timing controller. |
| OCTOSPI1_NCS, IO0–IO7, SCK | Octo-SPI memory interface | Full 8-line Octo-SPI bus enables high-bandwidth XIP execution from external NOR/PSRAM, reducing internal Flash pressure. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Peripherals (ADC, timers, SPI) operate autonomously via DMA in Stop 2 mode - eliminates CPU wakeups for periodic sensing. |
| FlexPowerControl with SMPS+LDO | On-the-fly switch between SMPS (high-efficiency) and LDO (low-noise) - dynamically optimizes power vs. noise for mixed-signal workloads. |
| Neo-Chrom GPU2D + Chrom-ART Accelerator | Hardware-accelerated rotation, scaling, and alpha-blending - reduces CPU load by >70% in GUI-intensive HMI applications. |
| Secure Root of Trust (RoT) | Immutable boot entry + HDP + RSS - enforces verified boot chain and prevents unauthorized firmware modification. |
| VBAT Domain Retention | RTC, 32×32-bit backup registers, and 2 KB backup SRAM retain state during main power loss - enables tamper-proof timekeeping and context preservation. |
Applications
| Industrial HMI Panel | Secure Edge Sensor Gateway |
|---|---|
Use Scenario: Compact, battery-backed human-machine interface for factory floor equipment with touch display and local data logging. IC Role / Device Role / Timing Role: Main application processor managing MIPI DSI-driven color LCD, real-time sensor fusion, and encrypted OTA updates. Use Value: LPBAM enables background temperature/humidity sampling while display remains active; Neo-Chrom GPU renders smooth animations at <5% CPU load. | Use Scenario: Wireless gateway aggregating BLE/Zigbee sensor data, performing local AI inference, and forwarding to cloud via USB-C PD or cellular modem. IC Role / Device Role / Timing Role: Trusted execution environment (TEE) host with secure enclave for key management and TLS offload via HASH/RNG. Use Value: TrustZone isolates firmware update logic from application code; 150 nA Shutdown extends 10-year battery life in maintenance-free deployments. |
| Portable Medical Monitor | Smart Energy Meter |
Use Scenario: Handheld vital sign monitor with ECG front-end, OLED display, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Signal acquisition controller with dual 14-bit ADCs, low-noise op-amps, and autonomous Stop 2 mode for continuous analog monitoring. Use Value: 12-bit DAC and ultra-low-power comparators enable precise calibration and alarm triggering without waking core - extends single-charge runtime to >72 hours. | Use Scenario: DIN-rail mounted electricity meter with tamper detection, PLC communication, and secure firmware field updates. IC Role / Device Role / Timing Role: Security-critical metering SoC managing metrology ADCs, RTC calendar, and active tamper inputs (case open, voltage glitch, temperature anomaly). Use Value: Active tampers + HDP + 512-byte OTP prevent physical and logical attacks; VBAT domain retains metering logs during power outage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same U5 series, but 2 MB Flash, 1 MB SRAM, no MIPI DSI or Neo-Chrom GPU - lacks display acceleration and high-res graphics support. | Suitable for non-display edge nodes requiring only basic crypto and sensor processing. | Select when display interface and >2.5 MB SRAM are unnecessary - lower cost and smaller footprint. |
| NXP i.MX RT600 | Arm Cortex-M33 + DSP, 1 MB SRAM, no TrustZone memory protection, no LPBAM - relies on software-managed low-power states. | Better suited for audio DSP workloads (dual-core, dedicated audio accelerators), less fit for secure, ultra-low-power HMI. | Prefer for voice/AI edge endpoints where audio preprocessing dominates; avoid when certified security or sub-µA sleep is mandatory. |
Compared with STM32U575ZIT6, STM32U595ZJY6QTR adds MIPI DSI, GPU2D, and 2× SRAM - critical for rich HMI. Versus i.MX RT600, it delivers hardware-enforced TrustZone isolation and 3× lower shutdown current, making it superior for safety- and battery-critical infrastructure.
Availability
STM32U595ZJY6QTR is available at Aetrix Electronics and suitable for industrial HMI, secure edge gateways, portable medical monitors, and smart energy meters requiring stable component supply across long-lifecycle deployments.
Supply support for STM32U595ZJY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive chips with emphasis on energy efficiency and security.
This part belongs to the STM32U5 ultra-low-power MCU product line, engineered for secure, battery-operated edge devices demanding both high performance and sub-microamp power consumption in harsh environments.
FAQ
What is the maximum operating temperature range for STM32U595ZJY6QTR?
The device is qualified for industrial operation from –40 °C to +85 °C and extended industrial operation up to +125 °C. This rating applies to all core functions, peripherals, and memory subsystems under specified voltage and derating conditions per DS13633 Rev 3 Section 5.3.1.
Does STM32U595ZJY6QTR support USB Type-C Power Delivery negotiation?
Yes - it integrates a dedicated USB Type-C/USB Power Delivery (UCPD) controller compliant with USB PD 3.0 and USB Type-C 1.4 specifications. The UCPD block handles BMC signaling, policy engine, and VCONN switching independently of the CPU.
How does the LPBAM feature reduce system-level power consumption?
LPBAM enables peripherals (e.g., ADC, timers, SPI) to execute preconfigured sequences autonomously using GPDMA/LPDMA in Stop 2 mode - eliminating CPU wakeups and maintaining full peripheral functionality at ~4.65 µA, significantly extending battery life in sensor polling applications.
Can the Neo-Chrom GPU operate without CPU intervention during display refresh?
Yes - the Neo-Chrom GPU2D executes geometry transformations, texture mapping, and blending independently via command lists stored in SRAM. It interfaces directly with LTDC and MIPI DSI, allowing full frame rendering at 60 Hz with <1% CPU utilization in typical HMI use cases.
STM32U595ZJY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 150-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 22x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U595ZJY6QTR FAQ
1.How can I place an order for STM32U595ZJY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U595ZJY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U595ZJY6QTR reliable?
The price and inventory of STM32U595ZJY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U595ZJY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U595ZJY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U595ZJY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U595ZJY6QTR?
STM32U595ZJY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U595ZJY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U595ZJY6QTR?
For technical support, including STM32U595ZJY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U595ZJY6QTR requirements.
6.How does Aetrix verify that STM32U595ZJY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U595ZJY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U595ZJY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U595ZJY6QTR?
All STM32U595ZJY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U595ZJY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U595ZJY6QTR part is unused and in its original packaging.
Return procedure for STM32U595ZJY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U595ZJY6QTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
