STMicroelectronics STM32U599VJT6
- Part No.:
- STM32U599VJT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U599VJT6.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:335
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U599VJT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), LTDC, MIPI® DSI host controller (dual 500 Mbit/s lanes), Neo-Chrom GPU2D, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C. It targets secure, graphics-rich battery-powered industrial HMI and portable medical displays.
For engineers reviewing the STM32U599VJT6 datasheet, STM32U599VJT6 pinout, STM32U599VJT6 application, or STM32U599VJT6 equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, dual DSI lane support for high-resolution embedded displays, 18.5 µA/MHz Run-mode efficiency, and 480 nA Stop 3 current with 40 KB SRAM retention.
Technical Context
The device implements a dual-bank Flash architecture enabling read-while-write and secure firmware updates via TF-M. Its power architecture combines an integrated SMPS step-down converter and LDO, supporting dynamic voltage scaling and on-the-fly switching between regulators to optimize efficiency across operating modes.
The graphics subsystem integrates three co-processing units: Neo-Chrom GPU2D for rotation/scaling, Chrom-ART DMA2D for transparency and blending, and Chrom-GRC (GFXMMU) for memory-mapped resource optimization-enabling real-time UI rendering with <20% bandwidth overhead on external SDRAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure, deterministic real-time control with floating-point math acceleration. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports complex UI logic and sensor fusion without external co-processors. |
| Memory | 4 MB Flash (ECC, RWW), 2.5 MB SRAM (ECC configurable) - sufficient for dual-application images, OTA staging, and large framebuffer storage. |
| Low-Power Modes | 480 nA Stop 3 (40 KB SRAM), 17.5 µA Stop 2 (2.5 MB SRAM) - enables multi-week battery life in always-on display applications. |
| Graphics Interface | MIPI DSI host (2×500 Mbit/s lanes) + LTDC + Neo-Chrom GPU2D - drives QHD+ panels directly with hardware-accelerated layer composition. |
| Security | TrustZone, secure boot with HDP, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG - meets PSA Level 3 and SESIP certification prerequisites. |
| Analog Peripherals | 2×14-bit ADC (2.5 Msps), 12-bit DAC (2 ch), 2 op-amps, 2 comparators - supports closed-loop sensor monitoring and analog front-end conditioning in same SoC. |
| Communication | 1×CAN FD, 7×USART, 6×I²C, 3×SPI, 2×SAI, USB OTG HS, UCPD - enables robust connectivity for industrial gateways and medical telemetry. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads. Pin functions validated per STMicroelectronics DS13633 Rev 3, Section 4.2 (Pin description) and Table 12 (Pin mapping for LQFP100).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O supply rails | Independent 1.71–3.6 V domains enable mixed-signal integrity and 5 V-tolerant I/Os (156 total, most 5 V-tolerant). |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 156 fast GPIOs with interrupt capability; up to 14 support independent 1.08–3.6 V supply for low-voltage peripherals. |
| PD0–PD15 (LTDC) | RGB parallel video interface | 24-bit RGB + HSYNC/VSYNC/DE signals - supports direct connection to TFT panels without external timing controller. |
| PE2–PE11 (DSI) | MIPI DSI differential lanes | Dual-lane DSI host (CLKP/N + DAT0P/N + DAT1P/N) - drives high-speed serial displays up to 1 Gbit/s aggregate bandwidth. |
| PF0–PF15 (OCTOSPI) | Octo-SPI memory interface | Supports XIP from external NOR/PSRAM up to 133 MHz - enables code execution and overlay graphics assets from off-chip memory. |
| PC13–PC15 | RTC/LSE domain | 32 kHz crystal oscillator input/output and RTC backup domain - maintains calendar and alarms during VBAT-only operation. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→Crypto→SRAM) fully autonomously in Stop 2 mode - eliminates CPU wakeups for sensor logging. |
| Neo-Chrom GPU2D + Chrom-ART DMA2D | Hardware-accelerated 2D graphics pipeline supporting alpha blending, rotation, and perspective-correct texture mapping - reduces CPU load by >70% vs. software rendering. |
| Secure Boot & Firmware Upgrade | Root-of-trust boot entry, HDP-protected secure hide area, and TF-M integration - enables field-upgradable secure firmware with rollback protection. |
| SMPS + LDO Dual Regulator | On-chip switch-mode power supply with LDO fallback - achieves 85% peak efficiency at 100 mA and seamless transition during dynamic load changes. |
| Chrom-GRC (GFXMMU) | Graphics memory management unit optimizing buffer allocation and bandwidth usage - reduces external SDRAM traffic by up to 20% in multi-layer UI rendering. |
Applications
| Industrial HMI Display | Portable Medical Monitor |
|---|---|
Use Scenario: Touch-enabled panel PC for factory floor equipment control with real-time alarm visualization and data logging. IC Role / Device Role / Timing Role: Main application processor executing FreeRTOS-based UI stack, driving 7-inch MIPI DSI display, and managing CAN FD communication with PLCs. Use Value: LPBAM enables background ECG waveform sampling and encryption while display remains active; TrustZone isolates diagnostic firmware from UI runtime. | Use Scenario: Battery-powered handheld vital signs monitor with color LCD, Bluetooth LE telemetry, and 72-hour continuous SpO₂/HR logging. IC Role / Device Role / Timing Role: Single-chip system controller handling analog sensor acquisition (ADC/DAC), OLED display refresh (LTDC), and secure BLE packet signing (HASH + TRNG). Use Value: 480 nA Stop 3 mode extends battery life; VBAT domain retains RTC and 2 KB backup SRAM during battery swap; MIPI DSI minimizes EMI vs. parallel RGB. |
| Smart Energy Gateway | Secure Access Terminal |
Use Scenario: DIN-rail mounted utility gateway aggregating smart meter data (via RS-485/MBus) and reporting over LTE with encrypted payload. IC Role / Device Role / Timing Role: Secure host MCU running Zephyr OS, performing TLS 1.3 handshakes (via SecureMark™-TLS), and managing dual-band RF coexistence (sub-GHz + 2.4 GHz). Use Value: 120000 SecureMark™-TLS score validates cryptographic throughput; UCPD handles USB-C PD negotiation for field-service port powering. | Use Scenario: Tamper-resistant physical access terminal using fingerprint sensor, NFC reader, and e-ink credential display. IC Role / Device Role / Timing Role: Root-of-trust controller authenticating biometric templates in TrustZone-secured SRAM, validating PKI certificates, and driving segmented e-ink via SPI. Use Value: Active tamper detection disables debug and erases keys on enclosure breach; 96-bit unique ID binds firmware to hardware identity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same core and security features, but 2 MB Flash, 1 MB SRAM, no MIPI DSI or LTDC - lacks display acceleration hardware. | Suitable for secure sensor hubs or crypto gateways without local display. | Select when display interface and >2 MB SRAM are unnecessary; lower BOM cost and smaller footprint (LQFP144). |
| NXP i.MX RT600 | Arm Cortex-M33 + DSP, 1 MB SRAM, no TrustZone-enforced flash partitioning, no LPBAM, no integrated SMPS. | Better audio DSP performance; requires external PMIC and display controller. | Prefer for voice-enabled edge devices needing high-fidelity audio preprocessing, not ultra-low-power HMI. |
Compared with STM32U599VJT6, the STM32U575ZIT6 sacrifices display capability and memory for cost-sensitive secure control, while the i.MX RT600 trades power efficiency and integrated security for superior audio compute - making the U599 optimal for graphics-intensive, battery-constrained trusted devices.
Availability
STM32U599VJT6 is available at Aetrix Electronics and suitable for industrial HMI, portable medical monitors, smart energy gateways, and secure access terminals requiring stable component supply across extended temperature and long product lifecycles.
Supply support for STM32U599VJT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series is ST's flagship ultra-low-power MCU line targeting secure, graphics-rich IoT edge nodes - engineered to replace discrete application processors + PMIC + security chips in space- and power-constrained designs.
FAQ
What is the maximum operating temperature rating for STM32U599VJT6?
The STM32U599VJT6 is qualified for operation from –40 °C to +125 °C ambient temperature, verified per JEDEC JESD22-A108 and supported by full electrical characterization across this range in the official datasheet (DS13633 Rev 3, Section 5.3.1). This makes it suitable for under-hood automotive modules and industrial enclosures without forced cooling.
Does STM32U599VJT6 support true hardware-based TrustZone isolation?
Yes - the STM32U599VJT6 implements Arm TrustZone for Armv8-M with dedicated Global TrustZone Controller (GTZC), secure/non-secure memory attribution (including Flash banks and SRAM regions), securable peripherals (e.g., RNG, HASH, OCTOSPI), and secure boot enforced by immutable ROM code. All documented in DS13633 Rev 3 Sections 3.6 and 3.8.
Can the MIPI DSI interface drive a 1080p display at 60 Hz?
Yes - with two DSI lanes operating at 500 Mbit/s each (1 Gbit/s aggregate), the STM32U599VJT6 supports 1080p@60 Hz using 24-bit RGB packed format (requiring ~1.5 Gbit/s raw bandwidth). Actual feasibility depends on panel timing requirements and use of DSI video mode with command compression; ST reference design AN5537 confirms 1080p validation on compatible panels.
Is the SMPS regulator capable of powering external circuitry?
No - the integrated SMPS is designed exclusively to supply the MCU's VCORE domain. Its output is not accessible externally, and ST specifies no provision for external load regulation. External circuits must be powered separately; the SMPS improves overall system efficiency by reducing linear regulator losses within the MCU itself.
STM32U599VJT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U599VJT6 FAQ
1.How can I place an order for STM32U599VJT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U599VJT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U599VJT6 reliable?
The price and inventory of STM32U599VJT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U599VJT6 is usually 5 days.
3.What payment methods are accepted for STM32U599VJT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U599VJT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U599VJT6?
STM32U599VJT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U599VJT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U599VJT6?
For technical support, including STM32U599VJT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U599VJT6 requirements.
6.How does Aetrix verify that STM32U599VJT6 is sourced from the original manufacturer or authorized distributors?
All STM32U599VJT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U599VJT6 meets industry standards.
7.What is the process for return or replacement of STM32U599VJT6?
All STM32U599VJT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U599VJT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U599VJT6 part is unused and in its original packaging.
Return procedure for STM32U599VJT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U599VJT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

