STMicroelectronics STM32U599VJT6Q
- Part No.:
- STM32U599VJT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U599VJT6Q.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,023
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U599VJT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), LTDC display controller, MIPI® DSI host (dual-lane, 500 Mbit/s), and Neo-Chrom GPU for advanced 2D graphics acceleration. Designed for battery-powered HMI applications requiring secure, high-resolution display rendering and real-time sensor fusion.
For engineers reviewing the STM32U599VJT6Q datasheet, STM32U599VJT6Q pinout, STM32U599VJT6Q application, or STM32U599VJT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, 18.5 µA/MHz Run-mode efficiency at 3.3 V, and dual Octo-SPI interfaces for external memory expansion.
Technical Context
The STM32U599VJT6Q implements a dual-cache ART Accelerator (32 KB I-Cache + 16 KB D-Cache1) enabling zero-wait-state execution from Flash at 160 MHz. Its power architecture combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and on-the-fly switching, supporting ultra-low-power modes including 480 nA Standby with RTC and 2 µA Stop 3 with 40 KB SRAM retention.
Security is enforced via Arm TrustZone®, hardware root of trust (unique boot entry + HDP), secure firmware installation (SFI), and securable peripherals including memories, GPIOs, and crypto accelerators (HASH, RNG, CORDIC, FMAC). The device supports TF-M-based secure firmware upgrades and features active tamper detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure, deterministic real-time control with floating-point math support. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - delivers high computational throughput while maintaining sub-20 µA/MHz efficiency in Run mode. |
| Memory | 4 MB Flash (ECC, RWW), 2.5 MB SRAM (configurable ECC) - supports robust code storage, large buffer allocation, and fault-tolerant data handling. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - enables multi-year battery life in always-on sensing and display applications. |
| Graphics Interface | LTDC + MIPI DSI (2 lanes @ 500 Mbit/s) + Neo-Chrom GPU (GPU2D) - drives high-res TFT panels with hardware-accelerated rotation, scaling, and texture mapping. |
| Analog Peripherals | 2× 14-bit ADC (2.5 Msps), 12-bit DAC (2 ch), 2 OPAMP, 2 COMP - supports precision sensor signal conditioning and audio output without external components. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH, NIST SP800-90B RNG, secure hide-protection area - meets PSA Level 3 and SESIP certification prerequisites. |
| Communication | 1× CAN FD, 7× USART, 6× I²C, 3× SPI, 2× SAI, 2× SDMMC, USB OTG HS, UCPD - enables rich connectivity for industrial gateways and smart edge devices. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins. Pin functions validated per STMicroelectronics DS13633 Rev 3 (pages 96–156), including dedicated DSI lane pairs (DSI_P0/DSI_N0, DSI_P1/DSI_N1), LTDC RGB interface (24-bit), and TrustZone-secured GPIO banks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply domains | Independent 1.71–3.6 V supplies for core, analog, and I/O - enables mixed-voltage system integration and low-noise ADC operation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 156 fast I/Os; most 5 V-tolerant, 14 with independent 1.08–3.6 V supply - supports legacy interface bridging and flexible voltage domain partitioning. |
| DSI_P0/DSI_N0, DSI_P1/DSI_N1 | MIPI DSI differential lanes | Dedicated high-speed differential pairs for dual-lane DSI transmission up to 500 Mbit/s per lane - eliminates need for external level shifters or timing compensation. |
| LTDC_R0–R7, G0–G7, B0–B7, CLK, DE, VS, HS | RGB parallel display interface | 24-bit pixel bus + sync signals - directly drives TFT panels up to WXGA (1280×800) without external frame buffer or timing controller. |
| PC13–PC15 | RTC/LSE oscillator inputs | 32 kHz crystal connections for hardware calendar and ultra-low-power wake-up - enables timekeeping and alarm-triggered resume from 150 nA Shutdown mode. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Peripherals (ADC, timers, DMA) operate autonomously in Stop 2 mode - eliminates CPU wake-ups for sensor polling, reducing average current by >60% in periodic acquisition. |
| Neo-Chrom GPU (GPU2D) | Hardware-accelerated rotation, scaling, perspective-correct texture mapping - renders complex UIs at 60 fps on 800×480 displays using <5% CPU load. |
| Chrom-GRC (GFXMMU) | Graphics resource compression engine - reduces framebuffer memory footprint by up to 20%, lowering SRAM usage and bandwidth demand. |
| VBAT Domain | RTC + 32×32-bit backup registers + 2 KB backup SRAM powered from coin cell - preserves critical state during main power loss without external supervisor IC. |
| Secure Firmware Installation (SFI) | Root-secured services (RSS) validate and install signed firmware images - prevents unauthorized code execution and enforces chain-of-trust from first boot. |
Applications
| Smart Wearable Display | Industrial HMI Panel |
|---|---|
Use Scenario: Always-on fitness tracker with color OLED display, optical heart-rate sensor, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Main application processor managing display refresh, sensor data acquisition, and secure BLE stack execution. Use Value: LPBAM enables continuous HR sampling in Stop 2 mode; Neo-Chrom GPU renders animated watch faces at <1.5 mW; TrustZone isolates BLE keys from application firmware. |
Use Scenario: DIN-rail mounted PLC operator interface with 7-inch resistive touchscreen, CAN FD fieldbus, and local data logging. IC Role / Device Role / Timing Role: Graphics-capable controller interfacing LTDC to TFT panel, running real-time CAN FD messaging, and managing SDMMC-based log storage. Use Value: Dual Octo-SPI interfaces attach PSRAM for framebuffer and NOR flash for firmware; MIPI DSI supports high-brightness panel drivers; 2.5 MB SRAM buffers multi-channel process data. |
| Medical Patient Monitor | Secure Smart Meter |
Use Scenario: Portable ECG monitor with graphical waveform display, touch UI, and encrypted data export via USB OTG. IC Role / Device Role / Timing Role: Real-time signal processor (ADC oversampling + FIR filtering), graphics renderer, and secure USB mass-storage controller. Use Value: 14-bit ADC (2.5 Msps) captures clean ECG waveforms; Chrom-ART Accelerator (DMA2D) enables smooth scrolling waveforms; HASH/RNG supports HIPAA-compliant data encryption. |
Use Scenario: Electricity meter with LCD display, tamper detection, secure firmware updates, and PLC communication. IC Role / Device Role / Timing Role: Secure metering SoC executing metrology algorithms, driving segment LCD, and validating over-the-air firmware patches. Use Value: Active tampers detect enclosure breach and erase keys; TrustZone isolates metrology firmware from update handler; VBAT domain maintains time/date during power outage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Same core, 2 MB Flash, 1 MB SRAM, no MIPI DSI or LTDC - lacks display subsystem and GPU. | Suitable for secure sensor hubs or BLE gateways without local display. | Select when display capability is unnecessary and BOM cost reduction is prioritized over graphics performance. |
| NXP i.MX RT1176AVM8B | Arm Cortex-M7 + M4 dual-core, 1 GB DDR, no TrustZone in M4; higher power (30+ µA/MHz Run), no LPBAM. | Better for Linux-capable edge AI inference, not for sub-µA standby or certified secure boot. | Choose only if dual-core heterogeneity and external DRAM are required - not a drop-in replacement for ultra-low-power HMI. |
Compared with STM32U599VJT6Q, the STM32U575ZIT6Q sacrifices display capability for lower cost and smaller footprint, while the i.MX RT1176AVM8B trades ultra-low-power efficiency and hardware security for raw compute and memory scalability - neither matches the integrated graphics + TrustZone + sub-µA standby combination.
Availability
STM32U599VJT6Q is available at Aetrix Electronics and suitable for smart wearable displays, industrial HMI panels, medical patient monitors, and secure smart meters requiring stable component supply across long product lifecycles.
Supply support for STM32U599VJT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered specifically for battery-operated, safety-critical, and graphics-rich edge devices where energy efficiency, hardware-enforced security, and integrated display acceleration are mandatory design requirements.
FAQ
What is the maximum operating temperature range for STM32U599VJT6Q?
The STM32U599VJT6Q is rated for industrial operation from –40 °C to +125 °C ambient temperature, verified per DS13633 Rev 3 Section 5.3.1. This extended range supports deployment in harsh environments such as motor control enclosures, outdoor smart meters, and automotive cabin modules without derating.
Does STM32U599VJT6Q support external SDRAM or PSRAM via Octo-SPI?
Yes - the device features two independent Octo-SPI interfaces capable of driving Octal, Quad, Dual, or Single SPI memories. Both support PSRAM (e.g., AP Memory APS12808L-3SQR) and HyperRAM (e.g., Cypress S27KS0641) with on-die termination and DLL-based timing calibration, enabling up to 200 MB/s bandwidth per interface.
How does TrustZone isolation work between secure and non-secure firmware on this MCU?
TrustZone partitions memory, peripherals, and interrupts into secure and non-secure worlds using the Global TrustZone Controller (GTZC). Secure firmware executes in privileged mode with access to protected resources (OTP, HDP, cryptographic accelerators); non-secure code runs in unprivileged mode and cannot access secure memory regions without explicit GTZC-gated AXI bus arbitration.
Can the Neo-Chrom GPU render vector graphics or only bitmap operations?
The Neo-Chrom GPU (GPU2D) performs rasterization of bitmaps, affine transforms (rotation, scaling, skew), and perspective-correct texture mapping - it does not execute vector path rendering (e.g., SVG). Vector graphics must be rasterized in software or via external GPU; however, its 2D acceleration significantly offloads CPU for UI compositing and animation.
STM32U599VJT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 79
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 18x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U599VJT6Q FAQ
1.How can I place an order for STM32U599VJT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U599VJT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U599VJT6Q reliable?
The price and inventory of STM32U599VJT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U599VJT6Q is usually 5 days.
3.What payment methods are accepted for STM32U599VJT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U599VJT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U599VJT6Q?
STM32U599VJT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U599VJT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U599VJT6Q?
For technical support, including STM32U599VJT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U599VJT6Q requirements.
6.How does Aetrix verify that STM32U599VJT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U599VJT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U599VJT6Q meets industry standards.
7.What is the process for return or replacement of STM32U599VJT6Q?
All STM32U599VJT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U599VJT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U599VJT6Q part is unused and in its original packaging.
Return procedure for STM32U599VJT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U599VJT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

