STMicroelectronics STM32U599ZIT6Q
- Part No.:
- STM32U599ZIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32U599ZIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,350
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U599ZIT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash (with ECC), 2.5 MB SRAM (with configurable ECC), LTDC, MIPI® DSI host controller (dual 500 Mbit/s lanes), Neo-Chrom GPU, and operates from 1.71 V to 3.6 V across –40 °C to +125 °C. It targets secure, graphics-rich, battery-constrained applications such as industrial HMIs and portable medical displays.
For engineers reviewing the STM32U599ZIT6Q datasheet, STM32U599ZIT6Q pinout, STM32U599ZIT6Q application, or STM32U599ZIT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, sub-2 µA Stop 3 mode with 2.5-MB SRAM retention, dual DSI lane support for high-resolution embedded displays, and integrated GPU2D acceleration for real-time UI rendering without external graphics memory.
Technical Context
The device implements a dual-cache architecture with 32-Kbyte ICACHE and two 16-Kbyte DCACHEs-one for external memories and one dedicated to graphics-enabling zero-wait-state execution and efficient GPU/DSI data flow. Its FlexPowerControl system supports seven low-power modes, including LPBAM for autonomous peripheral operation down to Stop 2, with hardware-accelerated wake-up via 24 pins.
Security is architected around Arm TrustZone®, augmented by ST's GTZC (Global TrustZone Controller), securable I/Os, RDP-based life-cycle management, and embedded root secure services (RSS) for Secure Firmware Installation (SFI). The cryptographic suite includes HASH, NIST SP800-90B-compliant TRNG, and 96-bit unique ID.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure, deterministic real-time control with floating-point math acceleration. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports complex UI rendering and sensor fusion while maintaining <18.5 µA/MHz efficiency in Run mode. |
| Memory | 4-MB Flash (ECC, read-while-write), 2.5-MB SRAM (configurable ECC) - allows large OTA firmware images and secure runtime data isolation. |
| Graphics Interface | MIPI DSI host (2 lanes @ 500 Mbit/s each) + LTDC + Neo-Chrom GPU2D - drives QXGA (2048×1536) displays with hardware-accelerated rotation/scaling. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40-KB SRAM - enables multi-year battery life in always-on edge nodes. |
| Analog Peripherals | Two 14-bit ADCs (2.5 Msps), 12-bit DAC (2 ch), 2 op-amps, 2 comparators - supports precision sensor acquisition and analog feedback control in Stop 2 mode. |
| Security Features | TrustZone, HDP (secure hide-protection), SFI, TF-M support, 512-byte OTP - provides certified secure boot, firmware attestation, and field-upgradable root-of-trust. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with 156 fast I/Os - 5V-tolerant on most pins, 14 I/Os support independent 1.08–3.6 V supply for mixed-voltage interfacing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power / ground | Dual-supply domains: VCORE (1.1 V internal), VDD (1.71–3.6 V), and VDDIO2 (1.08–3.6 V) enable flexible I/O voltage scaling. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 156 GPIOs with interrupt capability; up to 24 support wake-up from all low-power modes - critical for event-driven sensor hubs. |
| PD0–PD15 | LTDC data/control bus | 24-bit RGB interface + sync signals - directly drives TFT panels without external timing controller or frame buffer. |
| PE2–PE11 | MIPI DSI PHY lanes | Dual differential DSI lanes (CLKP/N, DAT0P/N, DAT1P/N) - supports high-speed, low-noise display streaming with ESD-protected routing. |
| PF0–PF15 | OCTOSPI/HSPI memory interface | Octo-SPI x2 + HSPI (160 MHz) - enables direct XIP execution from external PSRAM/NOR, reducing SRAM footprint. |
| PC13–PC15 | RTC/LSE oscillator | 32.768 kHz crystal input with calibration - maintains accurate timekeeping in VBAT mode with 2-KB backup SRAM retention. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→GPU→DSI) without CPU wake-up - reduces active time by >90% in display update cycles. |
| Neo-Chrom GPU2D + Chrom-ART Accelerator | Hardware-accelerated 2D graphics (rotation, scaling, alpha blending) - eliminates need for external GPU or high-bandwidth DDR in portable HMIs. |
| Secure Boot with Root of Trust | Immutable boot entry + HDP-protected secure hide area - prevents unauthorized firmware modification and ensures chain-of-trust integrity. |
| Flexible Power Architecture | Integrated SMPS + LDO with on-the-fly switching - improves system efficiency by >30% vs. discrete regulators in 3.3 V → 1.1 V conversion. |
| Autonomous Analog Subsystem | ADC4 and DAC operate in Stop 2 mode with independent 1.08 V supply - enables continuous sensor monitoring during deep sleep. |
Applications
| Industrial HMI Panel | Portable Medical Display |
|---|---|
Use Scenario: Touch-enabled factory floor display showing real-time machine status, alarms, and configuration menus. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering, touch sensing, CAN FD communication, and secure firmware updates. Use Value: Integrated LTDC+DSI+GPU2D eliminates external display controller and reduces BOM cost by $1.80; TrustZone isolates UI stack from safety-critical control logic. |
Use Scenario: Battery-powered patient monitor with color TFT screen, vital sign visualization, and wireless telemetry. IC Role / Device Role / Timing Role: Central controller handling analog sensor acquisition (ECG, SpO₂), real-time waveform rendering, and Bluetooth LE data transmission. Use Value: 2 µA Stop 3 mode extends battery life to 18 months; autonomous ADC/DAC operation preserves signal continuity during sleep intervals. |
| Smart Energy Gateway | Secure IoT Edge Node |
Use Scenario: DIN-rail mounted gateway aggregating smart meter data via RS-485 and transmitting over LTE/Wi-Fi. IC Role / Device Role / Timing Role: Secure data concentrator performing encrypted data aggregation, TLS offload, and tamper detection. Use Value: HASH accelerator + TF-M support enables 120,000 SecureMark™-TLS operations/sec; active tampers trigger immediate memory wipe. |
Use Scenario: Asset tracker with GPS, motion sensing, and cellular connectivity deployed in remote locations. IC Role / Device Role / Timing Role: Ultra-low-power host managing GNSS assist-data parsing, accelerometer wake-up, and secure OTA updates. Use Value: 150 nA Shutdown mode with 24 wake-up pins enables years of operation on coin-cell; UCPD interface supports USB-C power negotiation and firmware recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same core, but 2 MB Flash, 1 MB SRAM, no MIPI DSI or LTDC - lacks display subsystem and half the memory. | Suitable for secure sensor nodes without local display; cannot drive embedded TFTs or run complex UI frameworks. | Select when display capability is unnecessary and BOM cost reduction is prioritized over future-proofing. |
| NXP i.MX RT600 | Arm Cortex-M33 + DSP, 1 MB SRAM, no TrustZone hardware partitioning - relies on software-defined security zones. | Targeted at audio-centric edge AI; lacks integrated DSI, GPU2D, and sub-µA low-power modes required for long-life displays. | Prefer only if existing NXP toolchain investment outweighs loss of ST's certified TrustZone implementation and display integration. |
Compared with STM32U575ZIT6, the STM32U599ZIT6Q adds full display pipeline and 2× memory for scalable UI development; versus i.MX RT600, it delivers certified hardware-enforced security and 10× lower standby current - making it uniquely suited for certified medical or industrial displays requiring both longevity and compliance.
Availability
STM32U599ZIT6Q is available at Aetrix Electronics and suitable for industrial HMIs, portable medical devices, and secure IoT gateways requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade temperature range (–40 °C to +125 °C).
Supply support for STM32U599ZIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power MCU line built on the Arm Cortex-M33 core, specifically engineered for applications demanding simultaneous security, graphics, and multi-year battery life - such as wearable health monitors and smart building controllers.
FAQ
What is the maximum operating temperature rating for STM32U599ZIT6Q?
The STM32U599ZIT6Q is rated for operation from –40 °C to +125 °C ambient temperature, validated per industrial-grade specifications. This extended range is enabled by ST's proprietary process technology and thermal-aware power management, supporting deployment in harsh environments like motor control cabinets or outdoor energy infrastructure.
Does STM32U599ZIT6Q support external memory interfaces beyond Octo-SPI?
Yes - in addition to two Octo-SPI interfaces, it features a 16-bit HSPI interface running up to 160 MHz and a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM. These allow direct XIP execution and high-bandwidth frame buffer storage, eliminating need for external DDR in display applications.
How does TrustZone implementation differ between STM32U599ZIT6Q and earlier STM32L5 devices?
The STM32U599ZIT6Q enhances TrustZone with Global TrustZone Controller (GTZC) that extends security to peripherals, memories, and I/Os - unlike STM32L5's limited memory-only protection. It also adds Secure Firmware Installation (SFI) and hardware-rooted secure hide-protection area (HDP), enabling certified secure boot per PSA Level 3 requirements.
Can the Neo-Chrom GPU2D render vector graphics without external DRAM?
Yes - the Neo-Chrom GPU2D operates directly on internal SRAM and supports texture mapping, perspective correction, and alpha blending using the 16-Kbyte DCACHE2. With up to 2.5 MB of on-chip SRAM, it renders SVG-like UI elements (e.g., gauges, icons, animations) entirely from internal memory, avoiding external DRAM latency and power overhead.
STM32U599ZIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 24x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U599ZIT6Q FAQ
1.How can I place an order for STM32U599ZIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U599ZIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U599ZIT6Q reliable?
The price and inventory of STM32U599ZIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U599ZIT6Q is usually 5 days.
3.What payment methods are accepted for STM32U599ZIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U599ZIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U599ZIT6Q?
STM32U599ZIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U599ZIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U599ZIT6Q?
For technical support, including STM32U599ZIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U599ZIT6Q requirements.
6.How does Aetrix verify that STM32U599ZIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U599ZIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U599ZIT6Q meets industry standards.
7.What is the process for return or replacement of STM32U599ZIT6Q?
All STM32U599ZIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U599ZIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U599ZIT6Q part is unused and in its original packaging.
Return procedure for STM32U599ZIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U599ZIT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

