STMicroelectronics STM32U599ZIY6QTR
- Part No.:
- STM32U599ZIY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 150-UFBGA, WLCSP
- Datasheet:
-
STM32U599ZIY6QTR.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 150WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,602
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U599ZIY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), LTDC, MIPI® DSI host controller (dual 500 Mbit/s lanes), Neo-Chrom GPU, and operates from 1.71–3.6 V across –40 °C to +125 °C. It targets secure, graphics-rich IoT edge nodes requiring autonomous low-power operation.
For engineers reviewing the STM32U599ZIY6QTR datasheet, STM32U599ZIY6QTR pinout, STM32U599ZIY6QTR application, or STM32U599ZIY6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM peripheral autonomy in Stop 2 mode, 18.5 µA/MHz Run current at 3.3 V, dual Octo-SPI interfaces, and MIPI DSI support for embedded display subsystems.
Technical Context
The device implements a dual-cache architecture with 32-Kbyte ICACHE and two 16-Kbyte DCACHEs-one for external memories and one dedicated to graphics-enabling zero-wait-state execution and accelerated 2D rendering. Its FlexPowerControl system supports seven low-power modes, including Stop 2 with 4.65 µA (40 KB SRAM retained) and Shutdown at 150 nA with 24 wake-up pins.
Security is architected around Arm TrustZone®, with GTZC-enforced memory/peripheral isolation, securable I/Os, RDP-based life cycle control, and embedded root secure services (RSS) enabling Secure Firmware Installation (SFI) and TF-M–based firmware upgrades. The cryptographic suite includes HASH accelerator, NIST SP800-90B–compliant TRNG, and 96-bit unique ID.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure, deterministic real-time control with floating-point math acceleration. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput sensor fusion, UI rendering, and protocol stacks without performance throttling. |
| Memory | 4 MB Flash (ECC, read-while-write), 2.5 MB SRAM (ECC configurable) - ensures data integrity and large buffer space for OTA updates and graphics frame buffers. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - enables multi-year battery life in always-on sensing and display applications. |
| Graphics Interface | MIPI DSI host (2 lanes @ 500 Mbit/s each), LTDC, Neo-Chrom GPU, Chrom-ART Accelerator - drives high-resolution RGB or DSI panels with hardware-accelerated rotation, scaling, and transparency. |
| Analog Peripherals | Two 14-bit ADCs (2.5 Msps, hardware oversampling), 12-bit DAC (2 ch), 2 op-amps with PGA, 2 comparators - supports precision sensor acquisition and analog actuation with autonomous operation down to Stop 2 mode. |
| Security Features | TrustZone isolation, HDP secure hide-protection area, SFI with RSS, tamper detection, 512-byte OTP - meets PSA Level 3 and SESIP certification requirements for secure firmware lifecycle management. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with 156 fast I/Os - 5V-tolerant on most pins, up to 14 I/Os with independent 1.08–3.6 V supply for mixed-voltage interfacing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core power / ground | Dual-supply domain: VCORE (1.1 V internal LDO/SMPS) and VDD (1.71–3.6 V) - enables dynamic voltage scaling and efficient SMPS/LDO switching. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 156 GPIOs with interrupt capability; most 5V-tolerant and configurable as LP-GPIO for sub-µA leakage in Stop modes. |
| PD0–PD15 | LTDC data/control bus | 24-bit RGB interface with HSYNC/VSYNC/DE - directly drives TFT-LCD panels without external timing controller. |
| PE2–PE11 | MIPI DSI lane & control | Dual DSI lanes (CLKP/N, DAT0P/N, DAT1P/N), DSI reset, TE - supports DSI-2 compliant displays up to WVGA+ resolution at 60 Hz. |
| PF0–PF15 | Octo-SPI #1 interface | 8-line x1/x2/x4/x8 mode for high-speed external flash/PSRAM - enables XIP execution and seamless code/data expansion beyond on-chip memory. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (ADC→DMA→memory→DAC) without CPU wake-up - reduces active time by >90% in sensor logging use cases. |
| Neo-Chrom GPU (GPU2D) | Hardware-accelerated rotation, scaling, and perspective-correct texture mapping - cuts CPU load by ~70% for dynamic GUI rendering in Stop 2 mode. |
| Chrom-GRC (GFXMMU) | Dynamic allocation of graphic resources across multiple layers - improves memory bandwidth efficiency by up to 20% in multi-layer UI applications. |
| FlexPowerControl with SMPS+LDO | On-the-fly switch between SMPS (high-efficiency) and LDO (low-noise) - optimizes power delivery for RF/analog coexistence without external PMIC. |
| CORDIC + FMAC coprocessors | Accelerates trigonometric (sin/cos/tan) and digital filter (FIR/IIR) computations - offloads 3–5 µs per operation from Cortex-M33 core in motor control or audio preprocessing. |
Applications
| Smart Wearable Display | Secure Industrial HMI |
|---|---|
Use Scenario: Always-on wrist-worn health monitor with color OLED display, optical heart-rate sensor, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Main application processor managing sensor fusion, GUI rendering via MIPI DSI, secure BLE stack, and RTC-backed data logging. Use Value: 480 nA Standby with RTC + 2 µA Stop 3 with 40 KB SRAM extends battery life to 14+ days; Neo-Chrom GPU renders smooth animations at <1.5% CPU load. |
Use Scenario: Panel-mounted human-machine interface in factory automation with touch screen, CAN FD fieldbus, and encrypted firmware updates. IC Role / Device Role / Timing Role: Trusted execution environment host with TrustZone-isolated UI layer, secure bootloader, and real-time CAN FD messaging engine. Use Value: Hardware-enforced memory isolation prevents UI-side exploits from compromising control logic; SFI + TF-M enables signed, rollback-protected OTA updates. |
| Edge AI Sensor Hub | Medical Point-of-Care Device |
Use Scenario: Battery-powered environmental sensor node aggregating CO₂, temperature, humidity, and VOC data with local ML inference and cloud sync. IC Role / Device Role / Timing Role: Low-power AI inference engine using CORDIC/FMAC for feature extraction, LPBAM for autonomous sensor sampling, and USB Type-C PD for charging/comms. Use Value: 18.5 µA/MHz Run mode at 3.3 V + LPBAM reduces average current to 12 µA during periodic sensing; dual Octo-SPI supports local model storage and firmware partitioning. |
Use Scenario: Portable diagnostic device with ECG front-end, color LCD, SD card storage, and HIPAA-compliant data encryption. IC Role / Device Role / Timing Role: Secure medical data acquisition controller with isolated analog domain, AES-256 encryption, tamper-detect RTC backup, and ULPMark™-CP–optimized power profile. Use Value: 14-bit ADCs with hardware oversampling achieve >100 dB SNR for ECG signal fidelity; 96-bit UID + OTP enable device-level audit trail and regulatory traceability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Same U5 series, but 2 MB Flash, 1 MB SRAM, no MIPI DSI or LTDC - lacks display acceleration hardware. | Suitable for headless secure IoT gateways or sensor concentrators without local GUI. | Select when display interface and >2 MB SRAM are unnecessary - saves cost and board space. |
| NXP i.MX RT600 | Arm Cortex-M33 + Cadence Tensilica HiFi 4 DSP; 1 MB SRAM, no TrustZone memory isolation, no LPBAM. | Better suited for audio DSP workloads than ultra-low-power autonomous sensing or secure boot-critical systems. | Prefer for voice/AI edge inference where DSP throughput outweighs security and sub-µA standby requirements. |
Compared with STM32U575ZIT6Q, the STM32U599ZIY6QTR adds MIPI DSI, LTDC, and 2× more SRAM for graphics buffering - critical for rich UIs. Versus i.MX RT600, it delivers superior TrustZone enforcement, LPBAM autonomy, and 3× lower Shutdown current - essential for battery-constrained medical or industrial devices.
Availability
STM32U599ZIY6QTR is available at Aetrix Electronics and suitable for secure industrial HMIs, battery-powered medical diagnostics, and graphics-rich smart wearables requiring stable component supply through 2030 and beyond.
Supply support for STM32U599ZIY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32U5 series is ST's flagship ultra-low-power MCU line built on 40 nm FD-SOI process, targeting secure, battery-operated edge devices with integrated graphics, cryptography, and autonomous peripheral operation - extending runtime while meeting PSA Certified Level 3 requirements.
FAQ
What is the maximum operating temperature rating for STM32U599ZIY6QTR?
The STM32U599ZIY6QTR is qualified for industrial and extended temperature operation from –40 °C to +125 °C. This rating is validated per JEDEC JESD22-A108 and applies to all core peripherals, including Flash, SRAM, ADCs, and MIPI DSI - enabling deployment in harsh environments like factory floors or automotive cabins without derating.
Does STM32U599ZIY6QTR support true hardware-based TrustZone isolation?
Yes. The device implements Arm TrustZone at silicon level with Global TrustZone Controller (GTZC), enforcing secure/non-secure memory regions, peripheral access control, and secure boot flow. All on-chip Flash, SRAM, and peripherals are classified and gated - verified by PSA Certified Level 3 and SESIP certification reports published by ST.
Can the MIPI DSI interface drive a 720p display at 60 Hz?
Yes. With two DSI lanes operating at 500 Mbit/s each (1 Gbps aggregate), the interface supports up to 1.2 Gbps effective bandwidth. Driving a 720p (1280×720) RGB888 display at 60 Hz requires ~742 Mbps - well within specification. ST reference design AN5577 confirms this configuration using the STM32U599ZIY6QTR with ILI9881C DSI panel.
How does LPBAM reduce system power in sensor logging applications?
LPBAM enables autonomous peripheral sequences - e.g., ADC sampling → DMA transfer → SRAM store → timer-triggered wakeup - without CPU involvement. In a typical temperature/humidity logger, this reduces active CPU time from 100% to <5%, cutting average current from ~1.2 mA to ~65 µA while maintaining 1-second sampling intervals.
STM32U599ZIY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 150-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 22x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U599ZIY6QTR FAQ
1.How can I place an order for STM32U599ZIY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U599ZIY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U599ZIY6QTR reliable?
The price and inventory of STM32U599ZIY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U599ZIY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U599ZIY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U599ZIY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U599ZIY6QTR?
STM32U599ZIY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U599ZIY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U599ZIY6QTR?
For technical support, including STM32U599ZIY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U599ZIY6QTR requirements.
6.How does Aetrix verify that STM32U599ZIY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U599ZIY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U599ZIY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U599ZIY6QTR?
All STM32U599ZIY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U599ZIY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U599ZIY6QTR part is unused and in its original packaging.
Return procedure for STM32U599ZIY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U599ZIY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

