My Inquiry
My Account
STMicroelectronics STM32U599ZJT6Q
- Part No.:
- STM32U599ZJT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32U599ZJT6Q.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,693
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U599ZJT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, FPU, and 240 DMIPS performance at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller, LTDC, Neo-Chrom GPU, and dual 14-bit ADCs-targeting secure, graphics-rich IoT edge nodes and battery-powered HMI applications.
For engineers reviewing the STM32U599ZJT6Q datasheet, STM32U599ZJT6Q pinout, STM32U599ZJT6Q application, or STM32U599ZJT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, sub-2 µA Stop 3 mode with 2.5-MB SRAM retention, 160 MHz real-time graphics acceleration via Chrom-ART and Neo-Chrom GPU, and integrated USB Type-C/USB PD controller for modern power-aware interfaces.
Technical Context
The device implements a dual-bank Flash architecture supporting read-while-write and 100 kcycle endurance on 512 KB, with SRAM partitioned into TrustZone-secured regions (SRAM1/SRAM2) and ECC-configurable SRAM3. Its low-power autonomy relies on LPBAM (Low-Power Background Autonomous Mode), enabling DMA-driven peripheral operation down to Stop 2 mode without CPU intervention.
Clock system includes five PLLs-one dedicated to DSI for precise pixel clock generation-and dual internal oscillators autotrimmed by LSE for ±0.25% accuracy. Security is enforced via GTZC (Global TrustZone Controller), securable I/Os, HDP (Hide-Protection Area), and Secure Firmware Installation (SFI) leveraging embedded Root Secure Services (RSS).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions - enables secure real-time control and signal processing in single-chip HMI systems. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-resolution GUI rendering and concurrent protocol stacks (USB PD + CAN FD + TLS). |
| Memory | 4 MB Flash (ECC, RWW), 2.5 MB SRAM (ECC configurable) - sufficient for dual-bank OTA updates and large framebuffer storage. |
| Graphics Acceleration | Neo-Chrom GPU (GPU2D) + Chrom-ART (DMA2D) + Chrom-GRC (GFXMMU) - enables smooth rotation/scaling of UI elements with ≤20% memory bandwidth reduction. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40-KB SRAM, 17.5 µA Stop 3 w/2.5-MB SRAM - extends battery life in always-on sensor gateways. |
| Analog Peripherals | 2×14-bit ADC @ 2.5 Msps (oversampling), 12-bit DAC ×2, 2 op-amps w/PGA, 2 ultra-low-power comparators - supports precision sensor fusion and local actuator control. |
| Connectivity | 1×CAN FD, 1×USB OTG HS, 1×UCPD, 7×USART, 6×I²C, 3×SPI, 2×SAI, 2×SDMMC, MIPI DSI (2 lanes @ 500 Mbit/s each) - enables multi-protocol industrial edge node integration. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with 156 fast I/Os - 144 pins used for signals, 12 reserved for thermal/mechanical stability; supports 5 V-tolerant operation on most GPIOs and independent 1.08–3.6 V supply for up to 14 I/Os.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Power supply inputs | Dedicated domains for digital core (1.71–3.6 V), analog (1.62–3.6 V), and I/O (1.08–3.6 V) - enable mixed-voltage system interfacing and noise isolation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 156 total I/Os with interrupt capability; up to 14 support independent VDDIO2 supply - allows direct connection to 1.2/1.8/2.5/3.3 V peripherals without level shifters. |
| PH13–PH15 | MIPI DSI lane outputs | Dual-lane DSI transmitter (clock + data) supporting 500 Mbit/s per lane - drives high-speed display panels with minimal EMI and no external timing controller. |
| PE0–PE7 | LTDC parallel RGB interface | 24-bit RGB + HSYNC/VSYNC/DE - enables direct connection to TFT-LCD panels up to WXGA resolution without external frame buffer. |
| PC10–PC12 | USB OTG HS PHY | Dedicated full-speed/low-speed USB transceiver with internal termination - eliminates need for external resistors and simplifies USB-C design with UCPD co-integration. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → crypto) in Stop 2 mode - eliminates wake-up latency and reduces active time by >60% in sensor logging. |
| TrustZone + GTZC + HDP | Hardware-enforced isolation between secure/non-secure firmware, with tamper-detectable boot entry and 512-byte OTP for keys - meets PSA Level 3 and SESIP certification requirements. |
| Neo-Chrom GPU + Chrom-GRC | Accelerates arbitrary-angle rotation and perspective-correct texture mapping while optimizing graphic memory usage by up to 20% - cuts external SDRAM bandwidth demand in smart display applications. |
| Integrated UCPD + USB OTG HS | Single-chip USB Type-C port controller with PD 3.0 negotiation, VCONN switching, and BC1.2 detection - replaces discrete UCPD IC and reduces BOM count in portable medical/industrial devices. |
| CORDIC + FMAC coprocessors | Hardware-accelerated trigonometric and FIR/IIR filtering - offloads 95% of motor control loop computation from CPU, freeing cycles for TLS stack execution. |
Applications
| Smart Industrial HMI | Battery-Powered Medical Edge Node |
|---|---|
Use Scenario: A handheld diagnostic tool with color TFT display, touch interface, and wireless telemetry running on coin-cell or Li-SOCl₂ battery. IC Role / Device Role / Timing Role: Main application processor handling GUI rendering (via LTDC + Neo-Chrom GPU), sensor data acquisition (dual 14-bit ADC), secure BLE/Wi-Fi offload (via TrustZone-protected TLS), and USB-C charging negotiation. Use Value: 17.5 µA Stop 3 mode with full 2.5-MB SRAM retention preserves context across weeks of standby; MIPI DSI reduces display interface routing complexity vs. parallel RGB. | Use Scenario: Wearable patient monitor with ECG/SpO₂ sensing, OLED display, and Bluetooth LE connectivity deployed in clinical environments. IC Role / Device Role / Timing Role: Secure sensor hub performing real-time signal conditioning (op-amps + PGA), oversampled ADC conversion, cryptographic signing (HASH + RNG), and low-latency display update (Chrom-ART DMA2D blitting). Use Value: LPBAM automates ADC→filter→memory transfer in Stop 2 mode, cutting average current to <2 µA during continuous monitoring; 96-bit UID enables device-specific certificate binding. |
| Secure Gateway for IIoT | USB-C Powered Smart Sensor Hub |
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU, CAN FD, and analog sensor inputs, with TLS-secured MQTT uplink to cloud platform. IC Role / Device Role / Timing Role: Trusted execution environment hosting TF-M-based secure bootloader, runtime attestation, encrypted OTA update handler, and firewall-aware packet forwarding engine. Use Value: Dual-bank Flash with ECC ensures atomic firmware updates; 5 PLLs isolate DSI, USB, audio, ADC, and system clocks - prevents jitter-induced communication errors in deterministic fieldbus protocols. | Use Scenario: Portable environmental sensor station powered exclusively via USB-C PD (5–20 V), measuring temperature/humidity/air quality with local display and data logging. IC Role / Device Role / Timing Role: Power-aware system controller managing SMPS voltage scaling, VBUS monitoring, battery charging (if present), display backlight PWM, and simultaneous SDMMC logging + USB-C enumeration. Use Value: Integrated UCPD handles full PD contract negotiation and VCONN sourcing; embedded SMPS supports 4.5–20 V input range with >90% efficiency - eliminates external PMIC in compact enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U585QIT6 | No MIPI DSI, no LTDC, max 2 MB Flash, no Neo-Chrom GPU - lacks display subsystem and half the memory. | Suitable for headless secure edge nodes without local display; lower cost where graphics acceleration is unnecessary. | Select when display interface is absent and BOM cost sensitivity outweighs future-proofing for HMI expansion. |
| NXP i.MX RT685 | Arm Cortex-M33, 1 MB SRAM, no TrustZone hardware partitioning, no integrated UCPD, no LPBAM - relies on software-defined low-power management. | Better suited for audio-centric applications (dual SAI, PDM mic support); requires external security co-processor for PSA Level 3 compliance. | Prefer for voice-enabled edge AI where DSP workload dominates over secure display rendering and autonomous peripheral chaining. |
Compared with STM32U599ZJT6Q, STM32U585QIT6 trades display capability and memory for cost reduction, while i.MX RT685 offers stronger audio processing but lacks hardware-enforced TrustZone isolation and LPBAM - making STM32U599ZJT6Q optimal for secure, graphics-intensive, battery-constrained HMIs.
Availability
STM32U599ZJT6Q is available at Aetrix Electronics and suitable for smart industrial HMIs, battery-powered medical edge nodes, secure IIoT gateways, and USB-C powered sensor hubs requiring stable component supply across long-life product cycles.
Supply support for STM32U599ZJT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STM32U5 series targets ultra-low-power, secure, and graphics-capable embedded applications - engineered for battery-operated IoT endpoints, medical wearables, and industrial HMIs demanding PSA-certifiable security and sub-µA standby operation.
FAQ
What is the maximum operating temperature for STM32U599ZJT6Q?
The STM32U599ZJT6Q is rated for operation from –40 °C to +125 °C ambient temperature, validated per JEDEC JESD47 stress testing. This extended grade supports deployment in harsh industrial enclosures and automotive under-hood auxiliary modules where thermal management is constrained.
Does STM32U599ZJT6Q support Over-The-Air (OTA) firmware updates?
Yes - it supports robust dual-bank OTA updates using its 4 MB Flash with read-while-write capability and hardware ECC. The embedded secure boot loader validates signed images via HASH/RSA-2048 before swap, and TF-M integration enables trusted firmware upgrade with rollback protection and anti-rollback counters stored in tamper-resistant registers.
Can the Neo-Chrom GPU operate independently of the CPU core?
No - the Neo-Chrom GPU (GPU2D) is not a fully autonomous unit; it requires CPU-initiated command lists and shares the AHB bus. However, once launched, it executes geometry transformations and rasterization without CPU intervention, freeing the Cortex-M33 for concurrent tasks like TLS handshake or sensor fusion.
Is the MIPI DSI interface compatible with standard D-PHY v1.2 receivers?
Yes - the MIPI DSI host controller complies with MIPI D-PHY v1.2 specification and supports two data lanes plus one clock lane at up to 500 Mbit/s per lane. It has been verified with common DSI-to-RGB bridge ICs (e.g., Parade PS8640) and native DSI panels used in industrial displays.
STM32U599ZJT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 22x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U599ZJT6Q FAQ
1.How can I place an order for STM32U599ZJT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U599ZJT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U599ZJT6Q reliable?
The price and inventory of STM32U599ZJT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U599ZJT6Q is usually 5 days.
3.What payment methods are accepted for STM32U599ZJT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U599ZJT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U599ZJT6Q?
STM32U599ZJT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U599ZJT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U599ZJT6Q?
For technical support, including STM32U599ZJT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U599ZJT6Q requirements.
6.How does Aetrix verify that STM32U599ZJT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U599ZJT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U599ZJT6Q meets industry standards.
7.What is the process for return or replacement of STM32U599ZJT6Q?
All STM32U599ZJT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U599ZJT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U599ZJT6Q part is unused and in its original packaging.
Return procedure for STM32U599ZJT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U599ZJT6Q Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
