STMicroelectronics STM32U599ZJY6QTR
- Part No.:
- STM32U599ZJY6QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 150-UFBGA, WLCSP
- Datasheet:
-
STM32U599ZJY6QTR.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 150WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,678
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U599ZJY6QTR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone®, FPU, and integrated graphics acceleration (Neo-Chrom GPU, Chrom-ART), delivering 240 DMIPS at up to 160 MHz. It features 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller (dual 500 Mbit/s lanes), LTDC, and operates from 1.71–3.6 V across –40 °C to +125 °C. It targets secure, battery-sensitive HMI applications such as smart thermostats and portable medical displays.
For engineers reviewing the STM32U599ZJY6QTR datasheet, STM32U599ZJY6QTR pinout, STM32U599ZJY6QTR application, or STM32U599ZJY6QTR equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation in Stop 2 mode, dual DSI lane support for high-resolution embedded displays, and 156 GPIOs with 5V tolerance and independent supply capability down to 1.08 V.
Technical Context
This MCU implements a dual-cache architecture with 32-Kbyte ICACHE and two 16-Kbyte DCACHEs-one for external memory access and one dedicated to graphics-enabling zero-wait-state execution and accelerated 2D rendering. Its power architecture integrates both LDO and SMPS regulators with on-the-fly voltage scaling and supports five low-power modes, including Stop 3 (2 μA with 40 KB SRAM) and Shutdown (150 nA).
The security subsystem leverages Arm TrustZone® with hardware-enforced isolation, securable peripherals, Root of Trust via unique boot entry and HDP, and embedded Secure Firmware Installation (SFI) services. Peripheral interconnect includes 2 Octo-SPI, 1 HSPI, 7 USARTs, 6 I²C, 3 SPI, 2 SAI, 1 CAN FD, and USB OTG HS with embedded PHY.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, DSP extensions - enables secure real-time control with cryptographic acceleration and memory protection. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports demanding UI rendering and sensor fusion without external co-processors. |
| Memory | 4 MB Flash (ECC, RWW), 2.5 MB SRAM (configurable ECC) - ensures data integrity and concurrent code/data access in safety-critical firmware. |
| Graphics Interface | MIPI DSI host (2 lanes @ 500 Mbit/s each) + LTDC + Neo-Chrom GPU2D - drives high-res color displays with hardware-accelerated rotation, scaling, and texture mapping. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 μA Stop 3 w/40 KB SRAM - extends battery life in always-on edge devices. |
| Security Features | TrustZone, 96-bit UID, 512-byte OTP, HASH accelerator, NIST SP800-90B TRNG, active tampers - meets PSA Level 3 and SESIP certification prerequisites. |
| Analog Peripherals | 2×14-bit ADC (2.5 Msps), 1×12-bit ADC (autonomous in Stop 2), 2×DAC, 2×OPAMP, 2×COMP - enables precision sensor acquisition and analog signal conditioning without waking core. |
| Package | UFBGA216 (13 × 13 mm, 0.8 mm pitch) - provides high I/O density and thermal performance for compact industrial HMI designs. |
Pinout & Package
STM32U599ZJY6QTR is housed in a 216-ball UFBGA package (13 × 13 mm, 0.8 mm pitch) with 156 user-accessible I/Os, including 14 I/Os supporting independent 1.08–3.6 V supply. The package supports full signal integrity for MIPI DSI, Octo-SPI, and high-speed USB OTG HS interfaces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO1–VDDIO5 | Power supply domains | Independent voltage rails enable mixed-signal partitioning and I/O level shifting (e.g., VDDIO2 for DSI lanes, VDDIO3 for Octo-SPI). |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 156 total GPIOs; most 5V-tolerant; up to 14 support independent 1.08 V supply for ultra-low-voltage peripherals. |
| DSI_D0P/N, DSI_D1P/N, DSI_CLKP/N | MIPI DSI differential pairs | Dual-lane DSI interface (up to 500 Mbit/s per lane) for driving AMOLED/LCD panels with minimal EMI. |
| OCTOSPI1_IO0–IO7 | Octo-SPI data/address bus | 8-line x4 interface supporting XIP from high-density PSRAM/NOR/FRAM with deterministic latency. |
| USB_OTG_HS_ ULPI_D[0:7], CLK, DIR, NXT, STP | ULPI physical layer interface | Enables high-speed USB 2.0 device/host operation without external transceiver; reduces BOM and layout complexity. |
| VREF+, VREF–, VREFINT | Analog reference inputs | Supports precise ADC/DAC calibration and ratiometric measurements across temperature and supply variations. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Permits DMA-driven peripheral chains (e.g., ADC → memory → DAC) while CPU remains in Stop 2 - eliminates wake-up latency for sensor logging. |
| Chrom-GRC (GFXMMU) | Reduces GPU memory bandwidth by up to 20 % via intelligent resource mapping - extends display frame buffer lifetime in SRAM-constrained systems. |
| Secure Firmware Upgrade (TF-M) | Hardware-enforced over-the-air update path using PSA Certified TF-M implementation - prevents rollback and unauthorized image injection. |
| FlexPowerControl Architecture | Integrates SMPS + LDO with dynamic voltage scaling and automatic regulator switching - improves efficiency across 100 nA–20 mA load range. |
| CORDIC + FMAC Coprocessors | Accelerates trigonometric and FIR/IIR filter computations offload from CPU - cuts math-intensive task latency by >8× vs. software-only execution. |
Applications
| Smart Thermostat Display | Portable Medical Monitor |
|---|---|
Use Scenario: Battery-powered wall-mounted HVAC controller with capacitive touch, ambient light sensing, and real-time temperature visualization. IC Role / Device Role / Timing Role: Main application processor managing UI rendering via MIPI DSI, sensor fusion (ADC + OPAMP), and secure OTA updates. Use Value: LPBAM enables continuous sensor sampling during Stop 2, extending 2xAA battery life beyond 5 years; TrustZone isolates BLE stack from UI firmware. | Use Scenario: Handheld ECG/SpO₂ monitor requiring FDA-compliant data integrity, graphical waveform display, and low-noise analog front-end. IC Role / Device Role / Timing Role: System-on-chip integrating analog acquisition (14-bit ADC + PGA), real-time display (LTDC + DSI), and encrypted patient data storage. Use Value: Dual 14-bit ADCs sample ECG at 2.5 Msps with hardware oversampling; SRAM3 ECC ensures waveform buffer reliability per IEC 62304 Class C. |
| Industrial HMI Panel | Secure Access Terminal |
Use Scenario: DIN-rail mounted factory HMI with 7″ TFT display, CAN FD fieldbus connectivity, and tamper-evident enclosure. IC Role / Device Role / Timing Role: Graphics-capable controller interfacing with PLCs via CAN FD and driving high-brightness LCD via LTDC+DSI. Use Value: Neo-Chrom GPU handles 60 fps UI animation without CPU load; active tampers trigger secure erase on enclosure breach. | Use Scenario: Physical access kiosk with NFC reader, biometric sensor, and encrypted credential validation. IC Role / Device Role / Timing Role: Root-of-trust anchor executing secure boot, cryptographic signing (HASH + TRNG), and isolated credential storage in HDP. Use Value: 512-byte OTP stores immutable keys; TrustZone enforces strict separation between NFC driver and credential vault - blocks side-channel leakage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Same U5 series, but 2 MB Flash, 1 MB SRAM, no MIPI DSI, no Neo-Chrom GPU - lacks display acceleration and dual-lane DSI. | Suitable for non-graphical secure IoT nodes (e.g., smart metering), not display-centric HMIs. | Select when display capability is unnecessary and cost/BOM reduction is prioritized over graphics throughput. |
| NXP i.MX RT600F | Arm Cortex-M33 + DSP, 1 MB SRAM, no TrustZone hardware partitioning, no integrated DSI/LTDC - requires external display controller and lacks PSA-certified security root. | Targeted at audio DSP and voice assistant edge devices, not certified medical or industrial HMIs. | Choose only if existing NXP toolchain investment outweighs need for TrustZone isolation and display integration. |
Compared with STM32U599ZJY6QTR, the STM32U575ZIT6Q sacrifices display subsystem and memory capacity for lower unit cost, while the i.MX RT600F trades hardware security and graphics integration for higher DSP throughput - neither matches the combined ultra-low-power, secure, and high-fidelity display capabilities of the U599.
Availability
STM32U599ZJY6QTR is available at Aetrix Electronics and suitable for smart thermostats, portable medical monitors, industrial HMI panels, and secure access terminals requiring stable component supply across extended product lifecycles.
Supply support for STM32U599ZJY6QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs - serving industrial, automotive, and consumer markets since 1987.
The STM32U5 series is ST's flagship ultra-low-power, secure MCU line designed for battery-operated, safety- and privacy-critical edge devices requiring long runtime, certified security, and rich human-machine interfaces.
FAQ
What is the maximum operating temperature rating for STM32U599ZJY6QTR?
The STM32U599ZJY6QTR is qualified for operation from –40 °C to +125 °C ambient temperature, meeting industrial and extended-temperature requirements. This rating applies under specified voltage (1.71–3.6 V) and derating conditions per DS13633 Rev 3 Section 5.3.1, and is validated across all low-power modes including Stop 3 and Shutdown.
Does STM32U599ZJY6QTR support hardware-accelerated cryptography?
Yes - it integrates a HASH hardware accelerator supporting SHA-1, SHA-224, and SHA-256, plus a NIST SP800-90B compliant True Random Number Generator (TRNG). These modules operate independently of the CPU and are accessible from both Secure and Non-secure worlds under TrustZone control, enabling fast TLS handshake and key generation.
Can the MIPI DSI interface drive a 1080p display?
Yes - with two DSI lanes running at 500 Mbit/s each (1 Gbit/s aggregate), the interface supports up to 1080p@60 Hz with RGB888 pixel format. Bandwidth is sufficient for typical embedded panels; actual resolution depends on panel timing constraints, clock configuration, and LTDC FIFO depth - verified in ST's AN5552 application note.
How does LPBAM reduce system power consumption?
LPBAM enables autonomous peripheral operation (e.g., ADC sampling → DMA transfer → memory write → DAC output) without CPU intervention, even in Stop 2 mode. This eliminates wake-up latency and CPU leakage current during background tasks, reducing average power by up to 70 % compared to polling-based architectures - confirmed in ST's U5 Power Consumption Measurement Kit (UM2609).
STM32U599ZJY6QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 150-UFBGA, WLCSP
- Series:
- STM32U5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, Motor Control PWM, POR, PWM, WDT
- Number of I/O:
- 106
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 22x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U599ZJY6QTR FAQ
1.How can I place an order for STM32U599ZJY6QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U599ZJY6QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U599ZJY6QTR reliable?
The price and inventory of STM32U599ZJY6QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U599ZJY6QTR is usually 5 days.
3.What payment methods are accepted for STM32U599ZJY6QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U599ZJY6QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U599ZJY6QTR?
STM32U599ZJY6QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U599ZJY6QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U599ZJY6QTR?
For technical support, including STM32U599ZJY6QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U599ZJY6QTR requirements.
6.How does Aetrix verify that STM32U599ZJY6QTR is sourced from the original manufacturer or authorized distributors?
All STM32U599ZJY6QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U599ZJY6QTR meets industry standards.
7.What is the process for return or replacement of STM32U599ZJY6QTR?
All STM32U599ZJY6QTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U599ZJY6QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U599ZJY6QTR part is unused and in its original packaging.
Return procedure for STM32U599ZJY6QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U599ZJY6QTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

