My Inquiry
My Account
STMicroelectronics STM32U5A5RJT6
- Part No.:
- STM32U5A5RJT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32U5A5RJT6.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,581
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U5A5RJT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 4 MB Flash, 2.5 MB SRAM, MIPI® DSI host controller, LTDC, and hardware crypto accelerators. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C, delivers 240 DMIPS at 160 MHz, and supports autonomous low-power background mode (LPBAM) down to Stop 2. It targets secure, graphics-rich IoT edge nodes and battery-powered HMI displays.
For engineers reviewing the STM32U5A5RJT6 datasheet, STM32U5A5RJT6 pinout, STM32U5A5RJT6 application, or STM32U5A5RJT6 equivalent, key selection criteria include TrustZone-certified secure boot, sub-2 µA Stop 3 current with 2.5-MB SRAM retention, dual 14-bit ADCs (2.5 Msps), Neo-Chrom GPU2D acceleration, and MIPI DSI lane support up to 500 Mbit/s per lane.
Technical Context
The STM32U5A5RJT6 integrates an Arm Cortex-M33 core with MPU, FPU, and DSP extensions, coupled with ART Accelerator (32-KB ICACHE + dual 16-KB DCACHE) enabling zero-wait-state execution at 160 MHz. Its FlexPowerControl architecture implements seven low-power modes-including 150 nA Shutdown and 8.2 µA Stop 3 with full 2.5-MB SRAM retention-managed via embedded LDO and SMPS with on-the-fly voltage scaling.
Security is implemented through SESIP3/PSA Level 3–certified TrustZone®, securable peripherals, Root of Trust (HDP, unique boot entry), Secure Firmware Installation (SFI), and hardware crypto blocks: two AES coprocessors (one DPA-resistant), PKA, HASH, OTFDEC for Octo-SPI, and NIST SP800-90B–compliant TRNG. Graphics are accelerated by Neo-Chrom GPU2D, Chrom-ART (DMA2D), and Chrom-GRC (GFXMMU).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone®, FPU, MPU, DSP - enables secure, deterministic real-time control with cryptographic isolation. |
| Max Clock / Performance | 160 MHz / 240 DMIPS - supports high-throughput signal processing and UI rendering without external memory bottleneck. |
| Memory | 4 MB Flash (ECC, read-while-write), 2.5 MB SRAM (ECC configurable) - enables large OTA firmware images and frame-buffer storage for MIPI DSI/LTDC displays. |
| Low-Power Modes | 150 nA Shutdown, 8.2 µA Stop 3 with 2.5-MB SRAM - allows multi-year battery life in always-on sensor-HMI endpoints. |
| Graphics Interfaces | MIPI DSI host (2 lanes @ 500 Mbit/s), LTDC, Neo-Chrom GPU2D, Chrom-ART - drives high-resolution color displays with hardware-accelerated rotation, scaling, and transparency. |
| Security | SESIP3/PSA Level 3 certified, TrustZone, HUK, SFI, OTFDEC, DPA-resistant AES/PKA - meets requirements for secure firmware updates and confidential data handling in regulated devices. |
| Analog Peripherals | 2× 14-bit ADC (2.5 Msps, hardware oversampling), 12-bit DAC (2 ch), 2 OPAMP, 2 COMP - supports precision sensor acquisition and analog actuation with autonomous operation in Stop 2 mode. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with 51 general-purpose I/Os, 4 dedicated power/ground pins, and dedicated function pins including VDDA/VSSA for analog supply, VBAT for RTC backup, NRST, BOOT0, and JTAG/SWD debug interface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Supports 1.71–3.6 V operation; decoupling required per datasheet layout guidelines for stable core/peripheral voltage. |
| VDDA, VSSA | Analog domain power and ground | Independent 1.62–3.6 V supply for ADC/DAC/OPAMP; must be filtered separately to minimize noise coupling. |
| VBAT | Backup domain supply | Connects to coin cell or supercap to retain RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss. |
| NRST | Active-low reset input | Asynchronous reset pin; internal pull-up; accepts 1.65–5.5 V logic; triggers system reset and clears most registers. |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash; sampled only at reset assertion. |
| PA13/PA14 | SWDIO/SWCLK | Serial Wire Debug interface pins - enable programming and real-time debugging without JTAG overhead or pin count penalty. |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables DMA-driven peripheral chains (e.g., ADC → memory → timer → GPIO) to run unattended in Stop 2, reducing CPU wake-ups and extending battery life. |
| Neo-Chrom GPU2D | Hardware-accelerated 2D graphics engine supporting arbitrary-angle rotation, perspective-correct texture mapping, and alpha blending - offloads CPU for smooth UI animation on MIPI DSI panels. |
| TrustZone + Secure Boot | Hardware-enforced isolation between secure/non-secure firmware; immutable root of trust ensures only authenticated code executes from reset. |
| OTFDEC (On-The-Fly Decryption) | Decrypts Octo-SPI external flash contents transparently during fetch - enables secure storage of firmware assets outside internal Flash without performance penalty. |
| Dual 14-bit ADCs with Oversampling | Simultaneous sampling at 2.5 Msps with hardware oversampling up to 16× - achieves >16-bit effective resolution for high-accuracy sensor monitoring in industrial edge nodes. |
Applications
| Smart Utility Meter HMI | Secure Industrial Gateway |
|---|---|
Use Scenario: Battery-powered smart electricity/water meter with color LCD display, tamper detection, and encrypted wireless reporting. IC Role / Device Role / Timing Role: Main application MCU managing sensor acquisition (ADC), secure OTA updates (TrustZone + OTFDEC), MIPI DSI-driven display, and FDCAN/USB-C communication. Use Value: 150 nA Shutdown current extends battery life beyond 10 years; PSA Level 3 certification satisfies utility cybersecurity mandates. | Use Scenario: DIN-rail mounted gateway aggregating Modbus, CAN FD, and analog sensor data for cloud upload via TLS-secured cellular link. IC Role / Device Role / Timing Role: Trusted execution environment host running TF-M, performing hardware-accelerated TLS (AES+PKA), secure key storage (HUK), and real-time protocol bridging. Use Value: Dual AES coprocessors and DPA-resistant PKA enable 120000 SecureMark™-TLS score - sustains >100 TLS handshakes/sec with minimal CPU load. |
| Portable Medical Display Terminal | Ultra-Low-Power Smart Building Sensor Node |
Use Scenario: Handheld patient monitor with touch-enabled color TFT display, ECG front-end, and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: System-on-chip integrating analog signal chain (OPAMP+ADC), GPU-accelerated UI rendering (LTDC+Neo-Chrom), and BLE coexistence management. Use Value: 4.65 µA Stop 2 mode with 40-KB SRAM retains display frame buffer and context while enabling <100 µs wake-up for urgent alarm response. | Use Scenario: Self-powered occupancy/lighting sensor node using energy harvesting, with PIR, ambient light, and temperature sensing. IC Role / Device Role / Timing Role: Ultra-low-power controller executing LPBAM sequences: wake on interrupt → sample sensors → process with CORDIC/FMAC → store result → return to 195 nA Standby. Use Value: Autonomous peripheral chaining eliminates CPU involvement in routine sensing, cutting average current to <1 µA over 24-hour cycle. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same U5A series core and security features, but 2 MB Flash, 1 MB SRAM, no MIPI DSI, includes Octo-SPI only (no HSPI), LQFP144 package. | Targeted at secure control-only applications without embedded graphics; lacks LTDC/DSI for display interfaces. | Select when display capability is unnecessary and cost/size optimization favors reduced memory and larger LQFP144 footprint. |
| RA4M3GDB001F#AC0 | Arm Cortex-M4 core, 1 MB Flash, 384 KB SRAM, no TrustZone, no MIPI DSI, no GPU, lower ULPMark-CP (270 vs 369), no PSA Level 3 certification. | Suitable for non-security-critical industrial control with basic GUI; lacks hardware crypto acceleration and secure boot assurance. | Select only if PSA certification, TrustZone isolation, or MIPI DSI graphics are not required - avoids over-specification and cost premium. |
Compared with STM32U5A5RJT6, the STM32U575ZIT6 trades display capability and memory for lower BOM cost in control-dominant designs, while the RA4M3 offers simpler toolchain and legacy ecosystem support at the expense of security certification, crypto throughput, and ultra-low-power graphics performance.
Availability
STM32U5A5RJT6 is available at Aetrix Electronics and suitable for smart utility meters, secure industrial gateways, portable medical terminals, and ultra-low-power building sensor nodes requiring stable component supply and long-term lifecycle assurance.
Supply support for STM32U5A5RJT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors.
The STM32U5 series is ST's flagship ultra-low-power secure MCU line, engineered for battery-operated, safety- and security-critical edge devices demanding PSA Level 3 certification, sub-µA shutdown, and integrated graphics acceleration.
FAQ
What is the maximum operating temperature rating for the STM32U5A5RJT6?
The STM32U5A5RJT6 is rated for operation from –40 °C to +125 °C ambient temperature, validated per industrial-grade specifications. This extended range supports deployment in harsh environments such as smart grid infrastructure, automotive under-hood telemetry, and industrial motor drives where thermal margins exceed standard commercial-grade MCUs.
Does the STM32U5A5RJT6 support external memory interfaces beyond Octo-SPI?
Yes - it supports SRAM, PSRAM, NOR, NAND, and FRAM via its Flexible Static Memory Controller (FSMC), plus two independent Octo-SPI interfaces and one 16-bit HSPI interface running up to 160 MHz. These interfaces enable direct attachment of display frame buffers, firmware storage, and high-speed data logging memory without external bus controllers.
How does the Neo-Chrom GPU2D differ from the Chrom-ART Accelerator (DMA2D)?
Neo-Chrom GPU2D is a programmable 2D graphics processor handling complex operations like arbitrary-angle rotation, perspective-correct texture mapping, and alpha blending. Chrom-ART (DMA2D) is a fixed-function DMA-based blitter optimized for flat 2D transfers, gradient fills, and transparency effects. They operate independently and can be used concurrently to maximize UI throughput and reduce CPU load.
Can the STM32U5A5RJT6 execute secure firmware updates over-the-air (OTA) without external secure elements?
Yes - its embedded Root Secure Services (RSS), Secure Firmware Installation (SFI), TrustZone isolation, and hardware crypto accelerators (AES, PKA, HASH, OTFDEC) enable end-to-end secure OTA updates. Firmware images are authenticated via ECDSA signatures, decrypted on-the-fly from external memory, and installed into protected secure flash regions without exposing keys or plaintext to non-secure software.
STM32U5A5RJT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, FIFO, I2C, IrDA, LINbus, MMC/SD, SPI, UART/USART/USB
- Peripherals:
- Brown-out Detect/Reset, Crypto - AES, DMA, PWM, SHA, Temp Sensor, TRNG, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 2.5M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 12x12/14b SAR; D/A 2x12b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U5A5RJT6 FAQ
1.How can I place an order for STM32U5A5RJT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U5A5RJT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U5A5RJT6 reliable?
The price and inventory of STM32U5A5RJT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5A5RJT6 is usually 5 days.
3.What payment methods are accepted for STM32U5A5RJT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5A5RJT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U5A5RJT6?
STM32U5A5RJT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U5A5RJT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U5A5RJT6?
For technical support, including STM32U5A5RJT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5A5RJT6 requirements.
6.How does Aetrix verify that STM32U5A5RJT6 is sourced from the original manufacturer or authorized distributors?
All STM32U5A5RJT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5A5RJT6 meets industry standards.
7.What is the process for return or replacement of STM32U5A5RJT6?
All STM32U5A5RJT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5A5RJT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U5A5RJT6 part is unused and in its original packaging.
Return procedure for STM32U5A5RJT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U5A5RJT6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
