STMicroelectronics STM32U5A5ZIT6Q
- Part No.:
- STM32U5A5ZIT6Q
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- -
- Datasheet:
-
STM32U5A5ZIT6Q.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U5A5ZIT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 4 MB Flash, 2.5 MB SRAM, MIPI® DSI host controller, LTDC, and hardware crypto accelerators. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C, delivers 240 DMIPS at 160 MHz, and supports autonomous low-power background mode (LPBAM) down to Stop 2. It targets secure, graphics-rich IoT edge nodes and industrial HMIs requiring real-time responsiveness and extended battery life.
For engineers reviewing the STM32U5A5ZIT6Q datasheet, STM32U5A5ZIT6Q pinout, STM32U5A5ZIT6Q application, or STM32U5A5ZIT6Q equivalent, key selection criteria include TrustZone-enabled secure boot, dual 14-bit ADCs with Stop 2 autonomy, Neo-Chrom GPU2D acceleration, on-the-fly Octo-SPI decryption, and 156 5V-tolerant I/Os with independent supply options down to 1.08 V.
Technical Context
The device integrates a dual-cache Arm Cortex-M33 core (32 KB ICACHE + 16 KB DCACHE1) with TrustZone for memory/peripheral isolation, MPU, DSP extensions, and FPU-enabling deterministic real-time execution and secure firmware partitioning. Its FlexPowerControl architecture enables LPBAM operation where peripherals (ADC, DAC, timers, UART) remain active in Stop 2 mode using DMA without CPU intervention.
Security is implemented via SESIP3/PSA Level 3 certification, embedded root of trust, secure hide-protection area (HDP), hardware unique key (HUK), and two AES coprocessors-one DPA-resistant-plus PKA, HASH, RNG (NIST SP800-90B compliant), and OTFDEC for external memory encryption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions-enables secure, deterministic real-time control with cryptographic offload. |
| Max Clock / Performance | 160 MHz / 240 DMIPS-supports high-throughput signal processing and graphics rendering while maintaining sub-20 µA/MHz efficiency. |
| Memory | 4 MB Flash (ECC, read-while-write), 2.5 MB SRAM (ECC configurable)-enables large OTA firmware images and real-time data buffering with fault resilience. |
| Low-Power Modes | 150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM-extends battery life in always-on sensor and HMI applications. |
| Graphics & Display | MIPI DSI host (2 lanes @ 500 Mbit/s), LTDC, Neo-Chrom GPU2D, Chrom-ART DMA2D-enables smooth 2D UI rendering and direct drive of high-resolution displays. |
| Analog Peripherals | 2× 14-bit ADC @ 2.5 Msps (oversampling), 12-bit DAC ×2, 2 op-amps, 2 comparators-supports precision sensor acquisition and analog actuation without external components. |
| Security Features | SESIP3/PSA Level 3 certified, TrustZone, HUK, SFI, TF-M support, OTFDEC, DPA-resistant AES/PKA-meets industrial and medical device regulatory requirements for secure firmware lifecycle. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with 156 I/Os (144 usable pins + power/ground). Pin functions include dual VDDIO2 supplies (1.08–3.6 V), dedicated VBAT, multiple clock inputs (HSE/LSE), TrustZone-secured debug (SWJ-DP), and peripheral-dedicated pins for MIPI DSI, LTDC, OCTOSPI, and SDMMC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power/ground | Core logic supply (1.71–3.6 V); decoupling required per datasheet layout guidelines for noise immunity. |
| VDDA, VSSA | Analog domain supply/ground | Independent 1.71–3.6 V rail for ADC/DAC/OPAMP-ensures clean reference and reduced coupling noise. |
| VBAT | Backup domain supply | Supplies RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 156 fast I/Os; most 5V-tolerant, up to 14 with independent VDDIO2 (1.08–3.6 V) for mixed-voltage interfacing. |
| PH13–PH15 | MIPI DSI lane 0/1 + clock | Dedicated high-speed differential pairs supporting 500 Mbit/s per lane-requires controlled impedance routing. |
| PD0–PD15, PE0–PE12 | LTDC data/control | 24-bit RGB interface + sync signals-drives TFT panels up to WXGA resolution without external frame buffer. |
Key Features
| Feature | Design Value |
|---|---|
| Neo-Chrom GPU2D | Hardware-accelerated rotation, scaling, and perspective-correct texture mapping-reduces CPU load by >70 % for dynamic UI updates. |
| LPBAM (Low-Power Background Autonomous Mode) | Peripherals operate autonomously in Stop 2 via GPDMA/LPDMA-enables continuous sensor logging at <2 µA without waking CPU. |
| On-the-fly Octo-SPI Decryption (OTFDEC) | Decrypts external encrypted flash in real time-allows secure storage of firmware assets outside internal Flash without performance penalty. |
| Chrom-GRC (GFXMMU) | Graphics resource compression reducing memory bandwidth by up to 20 %-extends effective SRAM capacity for multi-layer UI rendering. |
| Secure Firmware Installation (SFI) | Root-secured service enabling authenticated, encrypted firmware installation-prevents unauthorized code injection during field updates. |
Applications
| Smart Energy Meter HMI | Secure Industrial Gateway |
|---|---|
Use Scenario: Battery-powered electricity meter with color LCD display, tamper detection, and wireless update capability. IC Role / Device Role / Timing Role: Main application MCU managing metrology ADC sampling, MIPI DSI-driven display, secure OTA updates, and RTC-based billing cycles. Use Value: LPBAM enables continuous metrology logging at 195 nA standby; TrustZone isolates firmware from metering algorithms; OTFDEC secures external update image storage. | Use Scenario: DIN-rail mounted gateway aggregating Modbus, CAN FD, and Ethernet data for cloud upload with zero-touch provisioning. IC Role / Device Role / Timing Role: Secure edge processor handling protocol translation, TLS termination (via SAES/HASH), and hardware-rooted device identity. Use Value: PSA Level 3 certification satisfies IEC 62443-4-2; dual AES engines accelerate TLS 1.3 handshake; FDCAN + 7x USART enable legacy fieldbus bridging. |
| Portable Medical Diagnostic Device | Advanced Automotive Cabin Controller |
Use Scenario: Handheld ultrasound or ECG analyzer with touch UI, battery monitoring, and HIPAA-compliant data export. IC Role / Device Role / Timing Role: Real-time signal processor for analog front-end (ADC4 + OPAMP), GPU-accelerated waveform rendering, and encrypted SDMMC storage. Use Value: 12-bit ADC4 operates autonomously in Stop 2 for low-power ECG sampling; RNG + PKA enable FIPS 140-2 compliant key generation; TSC supports capacitive touch overlay. | Use Scenario: In-vehicle infotainment display controller with ambient light adaptation, voice UI, and driver distraction mitigation. IC Role / Device Role / Timing Role: Graphics subsystem controller driving MIPI DSI display, processing camera input (DCMI), and managing audio via SAI + ADF. Use Value: Neo-Chrom GPU2D renders animated HUD elements at 60 fps; CORDIC/FMAC accelerate FFT-based noise cancellation; ASIL-B capable safety mechanisms via RST/RTC watchdogs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6Q | Same U5A series but lacks MIPI DSI and LTDC; includes USB Type-C PD controller and enhanced crypto (AES-256, SHA-256). | Better suited for USB-C power delivery gateways than display-centric designs. | Select when display interface is unnecessary and USB-C PD functionality is critical. |
| RA6M5GFP | Arm Cortex-M33 with TrustZone, 1 MB Flash, 512 KB SRAM, no GPU or MIPI DSI; Renesas Secure Crypto Engine (SCE9) instead of SAES/PKA. | Targeted at industrial PLCs and motor control-not optimized for graphics or battery-constrained UIs. | Select for cost-sensitive industrial control where display acceleration and ultra-low-power modes are secondary. |
Compared with STM32U5A5ZIT6Q, STM32U575ZIT6Q trades display interfaces for enhanced USB-C PD and crypto, while RA6M5GFP offers lower memory and no graphics acceleration-making both less suitable for high-fidelity, battery-operated HMIs requiring MIPI DSI and GPU2D.
Availability
STM32U5A5ZIT6Q is available at Aetrix Electronics and suitable for smart energy meters, secure industrial gateways, portable medical diagnostics, and automotive cabin controllers requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for STM32U5A5ZIT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32U5 series is ST's flagship ultra-low-power MCU line built on the Arm Cortex-M33 core, targeting secure, graphics-capable edge devices with stringent energy budgets and safety certifications.
FAQ
What is the maximum operating temperature for STM32U5A5ZIT6Q?
The STM32U5A5ZIT6Q is rated for operation from –40 °C to +125 °C (ambient temperature), qualified per AEC-Q100 Grade 1 for automotive use and validated for industrial extended temperature applications. This rating applies to the LQFP144 package variant and assumes proper PCB thermal design per ST's AN5247 layout guidelines.
Does STM32U5A5ZIT6Q support secure boot with hardware root of trust?
Yes. The device implements a hardware root of trust via unique boot entry, secure hide-protection area (HDP), and embedded root secure services (RSS). It supports Secure Firmware Installation (SFI) and is certified to PSA Level 3 and SESIP3, enabling immutable secure boot chain verification and runtime attestation.
Can the Neo-Chrom GPU2D render vector graphics without CPU involvement?
No. Neo-Chrom GPU2D accelerates raster operations (rotation, scaling, texture mapping) but requires CPU setup of command lists and memory buffers. It does not execute vector path rendering natively; however, it significantly reduces CPU load for bitmap-based UI composition and animation playback.
How many wake-up pins are available in Shutdown mode?
The STM32U5A5ZIT6Q supports 24 dedicated wake-up pins in Shutdown mode, all capable of generating interrupts from deep sleep. These include all GPIOs configured as EXTI lines, plus dedicated pins like RTC_ALARM and TAMPER events-enabling flexible low-power system wake-up strategies.
STM32U5A5ZIT6Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- -
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- -
- Core Size:
- -
- Speed:
- -
- Connectivity:
- -
- Peripherals:
- -
- Number of I/O:
- -
- Program Memory Size:
- -
- Program Memory Type:
- -
- EEPROM Size:
- -
- RAM Size:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Data Converters:
- -
- Oscillator Type:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
STM32U5A5ZIT6Q FAQ
1.How can I place an order for STM32U5A5ZIT6Q through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U5A5ZIT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U5A5ZIT6Q reliable?
The price and inventory of STM32U5A5ZIT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5A5ZIT6Q is usually 5 days.
3.What payment methods are accepted for STM32U5A5ZIT6Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5A5ZIT6Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U5A5ZIT6Q?
STM32U5A5ZIT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U5A5ZIT6Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U5A5ZIT6Q?
For technical support, including STM32U5A5ZIT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5A5ZIT6Q requirements.
6.How does Aetrix verify that STM32U5A5ZIT6Q is sourced from the original manufacturer or authorized distributors?
All STM32U5A5ZIT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5A5ZIT6Q meets industry standards.
7.What is the process for return or replacement of STM32U5A5ZIT6Q?
All STM32U5A5ZIT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5A5ZIT6Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U5A5ZIT6Q part is unused and in its original packaging.
Return procedure for STM32U5A5ZIT6Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U5A5ZIT6Q Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

