Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U5A5ZJT6

Name: STM32U5A5ZJT6
Brand: STMicroelectronics
SKU: STM32U5A5ZJT6
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U5A5ZJT6

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 144-LQFP

Datasheet:: STM32U5A5ZJT6.pdf

Description:: IC MCU 32BIT 4MB FLASH 144LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,580

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U5A5ZJT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit MCU with TrustZone®, FPU, 240 DMIPS performance, 4 MB Flash (ECC), 2.5 MB SRAM, LTDC display controller, MIPI® DSI host, and hardware crypto accelerators. It targets secure, battery-powered HMI applications requiring high-resolution graphics, real-time sensor fusion, and cryptographic integrity - such as industrial HMIs, portable medical displays, and smart home gateways.

For engineers reviewing the STM32U5A5ZJT6 datasheet, STM32U5A5ZJT6 pinout, STM32U5A5ZJT6 application, or STM32U5A5ZJT6 equivalent, key selection considerations include its 160 MHz max CPU frequency with ART Accelerator, dual-cache architecture (32 KB I-Cache + 16 KB D-Cache), LPBAM autonomous peripheral operation down to Stop 2 mode, 18.5 µA/MHz Run current at 3.3 V, and PSA Level 3/SESIP3 security certification.

Technical Context

The device integrates a TrustZone-enabled Cortex-M33 core with MPU, DSP extensions, and single-precision FPU, executing from flash at up to 160 MHz with zero-wait-state performance via 32 KB ICACHE. Its power architecture combines embedded LDO and SMPS step-down converter with dynamic voltage scaling and on-the-fly switching.

Graphics acceleration is implemented through Neo-Chrom GPU (GPU2D), Chrom-ART Accelerator (DMA2D), and Chrom-GRC (GFXMMU) for resource-optimized rendering. Security includes dual AES coprocessors (one DPA-resistant), PKA, HASH, OTFDEC for Octo-SPI memory decryption, and secure boot with HUK and 512-byte OTP.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU - enables secure, isolated execution of firmware and peripherals in mixed-criticality systems.
Max Frequency	160 MHz with ART Accelerator - delivers 240 DMIPS and 4.09 CoreMark®/MHz while eliminating flash wait states.
Memory	4 MB Flash (ECC, 2-bank RWW), 2.5 MB SRAM (ECC configurable) - supports robust firmware storage and large buffer handling for graphics/audio.
Low-Power Modes	150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - enables multi-year battery life in always-on edge devices.
Graphics Interface	LTDC + MIPI DSI (2 lanes @ 500 Mbit/s each) - drives high-resolution RGB or DSI panels without external bridge ICs.
Security Certifications	PSA Certified Level 3 & SESIP3 Assurance Target - validates hardware root of trust, secure boot, and cryptographic service isolation.
Analog Peripherals	2× 14-bit ADC (2.5 Msps), 12-bit DAC (2 ch), 2 op-amps, 2 comparators - supports precision sensor acquisition and analog control in same SoC.

Pinout & Package

LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads. Pin functions validated per DS13543 Rev 3 Section 4.2 (Pin description) and Table 17 (Pin mapping for STM32U5A5ZJ variants).

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Power supply domains	Independent 1.71–3.6 V supplies for core, analog, and I/O - enables flexible power sequencing and low-noise analog operation.
PA0–PA15, PB0–PB15, etc.	General-purpose I/O	Up to 156 fast GPIOs; most 5 V-tolerant, 14 with independent 1.08–3.6 V supply - supports mixed-voltage interfacing and legacy peripheral integration.
PC10, PC11, PD3, PD4	MIPI DSI lane signals	Dedicated DSI clock and data lanes - directly interfaces to DSI display panels without level shifters or timing bridges.
PE2–PE7, PF10–PF15	LTDC RGB interface	24-bit parallel RGB output with HSYNC/VSYNC/DE - drives TFT-LCD panels up to WXGA resolution at 60 Hz.
PD11–PD12, PE2–PE5	OCTOSPI1/2	Octal SPI interfaces supporting XIP and on-the-fly decryption - enables secure, high-bandwidth external code/data execution.

Key Features

Feature	Design Value
LPBAM (Low-Power Background Autonomous Mode)	Enables DMA-driven peripheral chains (ADC→DMA→Crypto→SRAM) active in Stop 2 mode - eliminates CPU wake-ups for sensor logging or encryption tasks.
Neo-Chrom GPU (GPU2D)	Accelerates rotation, scaling, and perspective-correct texture mapping - reduces CPU load by >70% for animated UIs on 800×480+ displays.
TrustZone + GTZC	Hardware-enforced isolation between secure/non-secure firmware, memories, and peripherals - meets PSA Level 3 requirements for secure boot and OTA updates.
OTFDEC (On-The-Fly Decryption)	Decrypts Octo-SPI external flash contents in real time using AES-128/256 - allows secure storage of firmware/images outside internal Flash without runtime overhead.
CORDIC + FMAC	Hardware trigonometric and filter math acceleration - cuts motor control loop latency by 4× vs. software-only implementation.

Applications

Industrial HMI Panel

Portable Medical Display

Use Scenario: A wall-mounted factory control panel with 7-inch DSI display, capacitive touch, and real-time PLC data visualization.

IC Role / Device Role / Timing Role: Main application processor managing LTDC/DSI graphics pipeline, running FreeRTOS with secure OTA update stack, and sampling analog sensor inputs via dual 14-bit ADCs.

Use Value: LPBAM enables background temperature/humidity logging during display sleep; TrustZone isolates diagnostic firmware from main UI; 2.5 MB SRAM buffers full frame buffers for smooth animation.

Use Scenario: Battery-powered handheld ultrasound viewer with 5-inch MIPI DSI screen, ECG front-end, and encrypted patient data storage.

IC Role / Device Role / Timing Role: System-on-chip handling DSI video streaming, analog signal acquisition (ECG/SpO₂), AES-256 encryption of stored waveforms, and USB-C PD charging negotiation.

Use Value: 150 nA Shutdown mode extends battery life to 12+ months in standby; OTFDEC secures waveform storage in external PSRAM; 12-bit DAC drives audio alerts autonomously in Stop 2.

Smart Home Gateway

Secure Asset Tracker

Use Scenario: Wi-Fi/BLE gateway with color LCD, environmental sensors, and secure cloud connectivity via TLS 1.3.

IC Role / Device Role / Timing Role: Secure application host executing TF-M, managing crypto services (PKA, HASH, RNG), driving local UI, and coordinating wireless co-processors via UART/SPI.

Use Value: PSA Level 3 certification validates TLS handshake offload; 4 MB Flash stores dual firmware images; 195 nA Standby preserves battery during cellular sleep cycles.

Use Scenario: GPS-enabled logistics tracker with tamper detection, motion-triggered reporting, and 10-year coin-cell operation.

IC Role / Device Role / Timing Role: Ultra-low-power system controller monitoring accelerometer interrupts, reading GPS UART, encrypting location payloads, and waking LTE modem only on event.

Use Value: 480 nA Standby with RTC alarm enables precise wake scheduling; active tampers detect enclosure breach; 96-bit UID binds firmware to hardware identity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U575ZIT6	Same U5A series but lacks MIPI DSI and LTDC; adds SAI audio interface and higher-temp grade (−40°C to +125°C).	Better suited for audio-centric edge nodes (e.g., voice assistants) where display is absent or handled externally.	Select when display interface is unnecessary and extended temperature or audio I/O is prioritized.
RA4M3GFP	Arm Cortex-M4 core (no TrustZone), 1 MB Flash, 384 KB SRAM, no DSI/LTDC, lower ULPMark™-CP (270 vs. 369).	Targets cost-sensitive industrial controls with basic GUI needs and less stringent security requirements.	Choose for non-certifiable applications where PSA/SESIP compliance is not mandated and graphics demands are minimal.

Compared with STM32U5A5ZJT6, the STM32U575ZIT6 trades display capability for enhanced audio and thermal resilience, while the RA4M3GFP offers lower cost and power at the expense of security certification, graphics acceleration, and memory capacity - making the U5A5ZJT6 optimal for certified, display-rich, battery-constrained designs.

Availability

STM32U5A5ZJT6 is available at Aetrix Electronics and suitable for industrial HMIs, portable medical displays, smart home gateways, and secure asset trackers requiring stable component supply across long-lifecycle deployments.

Supply support for STM32U5A5ZJT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong focus on energy efficiency and security.

The STM32U5 series is ST's flagship ultra-low-power MCU line designed for secure, battery-operated edge devices demanding high-performance graphics, cryptographic services, and sub-µA sleep currents - targeting next-generation IoT endpoints and human-machine interfaces.

FAQ

What is the maximum operating frequency and how is it achieved?

The STM32U5A5ZJT6 achieves 160 MHz maximum CPU frequency using the ART Accelerator (32 KB instruction cache) to eliminate flash wait states, supported by dual-supply voltage scaling and SMPS regulation. This delivers 240 DMIPS and 4.09 CoreMark®/MHz while maintaining ultra-low active power consumption of 18.5 µA/MHz at 3.3 V.

Does this MCU support external memory interfaces for code execution?

Yes - it features two Octo-SPI interfaces and one 16-bit HSPI interface supporting XIP (execute-in-place) from external NOR/PSRAM/FRAM. The OTFDEC engine enables real-time AES-128/256 decryption of external memory contents, allowing secure code and data storage outside internal Flash without runtime decryption overhead.

How does TrustZone implementation differ from standard Cortex-M33 deployment?

ST implements TrustZone with a Global TrustZone Controller (GTZC) that extends hardware isolation to memories, peripherals, and DMA controllers - not just the CPU. It enforces secure/non-secure attribute tagging on all bus transactions, supports securable GPIOs, and integrates with RDP (readout protection) and HDP (hide-protection area) for immutable secure boot and debug lockdown, validated under PSA Level 3 and SESIP3.

What display interfaces are integrated and what resolutions do they support?

The MCU integrates both LTDC (LCD-TFT controller) and MIPI DSI host controller. LTDC supports RGB parallel interfaces up to WXGA (1280×800) at 60 Hz; DSI supports 2-lane operation at 500 Mbit/s per lane, enabling HD (1280×720) or FHD (1920×1080) panels with command or video mode. Chrom-GRC optimizes GPU resource usage by up to 20% for complex UI rendering.

STM32U5A5ZJT6 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 144-LQFP

Series:: STM32U5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 160MHz

Connectivity:: CANbus, EBI/EMI, FIFO, I2C, IrDA, LINbus, MMC/SD, SPI, UART/USART/USB

Peripherals:: Brown-out Detect/Reset, Crypto - AES, DMA, PWM, SHA, Temp Sensor, TRNG, WDT

Number of I/O:: 114

Program Memory Size:: 4MB (4M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 2.5M x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 24x12/14b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32U5A5ZJT6 FAQ

1.How can I place an order for STM32U5A5ZJT6 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U5A5ZJT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U5A5ZJT6 reliable?

The price and inventory of STM32U5A5ZJT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5A5ZJT6 is usually 5 days.

3.What payment methods are accepted for STM32U5A5ZJT6?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5A5ZJT6 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U5A5ZJT6?

STM32U5A5ZJT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U5A5ZJT6 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U5A5ZJT6?

For technical support, including STM32U5A5ZJT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5A5ZJT6 requirements.

6.How does Aetrix verify that STM32U5A5ZJT6 is sourced from the original manufacturer or authorized distributors?

All STM32U5A5ZJT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5A5ZJT6 meets industry standards.

7.What is the process for return or replacement of STM32U5A5ZJT6?

All STM32U5A5ZJT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5A5ZJT6, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U5A5ZJT6 part is unused and in its original packaging.

Return procedure for STM32U5A5ZJT6:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…