Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U5A5ZJT6Q

Name: STM32U5A5ZJT6Q
Brand: STMicroelectronics
SKU: STM32U5A5ZJT6Q
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U5A5ZJT6Q

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 144-LQFP

Datasheet:: STM32U5A5ZJT6Q.pdf

Description:: IC MCU 32BIT 4MB FLASH 144LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,132

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U5A5ZJT6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller, LTDC, Neo-Chrom GPU, and hardware crypto accelerators (AES, PKA, HASH, RNG). It targets secure, graphics-rich IoT edge nodes requiring long battery life and real-time responsiveness.

For engineers reviewing the STM32U5A5ZJT6Q datasheet, STM32U5A5ZJT6Q pinout, STM32U5A5ZJT6Q application, or STM32U5A5ZJT6Q equivalent, key selection criteria include its 150 nA Shutdown mode, dual Octo-SPI interfaces, TrustZone-certified secure boot, LPBAM autonomous peripheral operation in Stop 2, and 14-bit ADCs with hardware oversampling - all critical for battery-powered HMI, industrial sensor hubs, and secure wearable gateways.

Technical Context

The STM32U5A5ZJT6Q implements a dual-cache Arm Cortex-M33 core with ART Accelerator (32 KB I-Cache, 16 KB D-Cache1/2), enabling zero-wait-state execution from Flash at 160 MHz. Its FlexPowerControl architecture supports seven low-power modes - including Stop 2 with 4.65 µA (40 KB SRAM retained) and Stop 3 with 2 µA (40 KB SRAM) - managed via embedded LDO and SMPS with dynamic voltage scaling.

Security is enforced through PSA Level 3 and SESIP3-certified TrustZone®, securable peripherals, Root of Trust boot, Secure Firmware Installation (SFI), and on-the-fly Octo-SPI decryption. Graphics acceleration combines Neo-Chrom GPU (2D rotation/scaling), Chrom-ART DMA2D, and Chrom-GRC (GFXMMU) for up to 20% resource optimization in TFT-LCD or DSI-based displays.

Key Specifications

Parameter	Value and Actual Design Meaning
Core	Arm Cortex-M33 with TrustZone®, FPU, MPU, DSP extensions - enables secure, deterministic real-time control with cryptographic isolation.
Max Clock / Performance	160 MHz / 240 DMIPS - supports high-throughput signal processing and graphics rendering without external co-processors.
Memory	4 MB Flash (ECC, read-while-write), 2.5 MB SRAM (configurable ECC) - ensures data integrity and firmware resilience in harsh environments.
Low-Power Modes	150 nA Shutdown, 195 nA Standby, 4.65 µA Stop 2 (40 KB SRAM) - extends battery life to years in intermittent-sensing applications.
Graphics Interface	MIPI DSI host (2 lanes @ 500 Mbit/s each) + LTDC + Neo-Chrom GPU - drives high-resolution color displays with minimal CPU load.
Crypto Acceleration	Dual AES coprocessors (one DPA-resistant), PKA, HASH, NIST SP800-90B TRNG - enables TLS 1.3 handshake in <100 ms and secure OTA updates.
Analog Peripherals	Two 14-bit ADCs (2.5 Msps, hardware oversampling), 12-bit DAC (2 ch), 2 op-amps, 2 comparators - supports precision sensor fusion without external signal chain.
Communication	1 CAN FD, 7 USARTs, 6 I²C, 3 SPI + OCTOSPI ×2 + HSPI, USB OTG HS + UCPD - enables robust multi-protocol connectivity in industrial gateways.

Pinout & Package

LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins. Pin functions validated per STMicroelectronics DS13543 Rev 3, Section 4.1–4.2.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Power supply domains	Independent 1.71–3.6 V supplies for core, analog, and I/O - enables mixed-voltage system integration and noise isolation.
PA0–PA15, PB0–PB15, etc.	General-purpose I/Os	Up to 156 fast GPIOs; most 5V-tolerant, 14 with independent 1.08–3.6 V supply - supports legacy interface bridging and low-voltage sensor interfacing.
PC0–PC15 (DSI_D0P/N, DSI_D1P/N)	MIPI DSI differential lanes	Dedicated high-speed differential pairs supporting 500 Mbit/s per lane - eliminates need for external DSI PHY and reduces EMI.
PD0–PD15 (LTDC_R0–R7, G0–G7, B0–B7)	RGB parallel output	24-bit RGB interface with sync signals - enables direct connection to TFT panels without external timing controller.
PF0–PF15 (OCTOSPI1_NCS, IO0–IO7)	Octo-SPI memory interface	Two independent Octo-SPI controllers supporting XIP and on-the-fly decryption - allows secure boot from external flash with no software overhead.

Key Features

Feature	Design Value
LPBAM (Low-Power Background Autonomous Mode)	Peripherals (ADC, timers, SPI) operate autonomously in Stop 2 using DMA - eliminates CPU wake-ups for sensor polling, reducing average current by >40%.
Neo-Chrom GPU + Chrom-ART Accelerator	Hardware-accelerated 2D graphics (rotation, scaling, alpha blending) - cuts CPU load by 70% in GUI rendering vs. software-only implementation.
TrustZone + Secure Boot + SFI	PSA Level 3 certified root of trust with immutable boot entry and secure hide-protection area - prevents firmware rollback and unauthorized debug access.
VBAT domain with RTC + 32×32-bit backup registers + 2 KB backup SRAM	Real-time clock and critical state retention during main power loss - enables tamper detection and time-stamped event logging without supercapacitor.
CORDIC + FMAC coprocessors	Hardware acceleration for trigonometric and filter math - achieves 10× faster motor control loop execution vs. ARM CMSIS-DSP library.
SMPS + LDO with on-the-fly switching	Dynamic power conversion between buck regulator and linear regulator - optimizes efficiency across load ranges (e.g., 85% at 10 mA, 92% at 100 mA).

Applications

Smart Wearable HMI

Industrial Sensor Hub

Use Scenario: Battery-powered smartwatch with color touchscreen, biometric sensors, and BLE gateway functionality.

IC Role / Device Role / Timing Role: Main application processor managing display (via MIPI DSI), sensor fusion (dual 14-bit ADCs), secure BLE stack (TrustZone-isolated), and ultra-low-power scheduling (LPBAM).

Use Value: 195 nA Standby mode extends battery life to 14 days; Neo-Chrom GPU renders smooth animations at <5% CPU load; on-the-fly Octo-SPI decryption secures firmware updates over air.

Use Scenario: Wireless condition-monitoring node for predictive maintenance in factory automation, collecting vibration, temperature, and current data.

IC Role / Device Role / Timing Role: Edge AI inference accelerator running TinyML models on sensor data, with CAN FD for fieldbus integration and USB PD for configuration.

Use Value: CORDIC/FMAC enable real-time FFT and filtering; 150 nA Shutdown mode enables 10-year shelf life; TrustZone isolates OTA update logic from sensor firmware.

Secure Medical Gateway

Energy-Efficient Smart Display

Use Scenario: HIPAA-compliant patient monitor gateway aggregating data from Bluetooth LE medical devices and transmitting encrypted telemetry to cloud.

IC Role / Device Role / Timing Role: Cryptographic anchor with dual AES engines, PKA for ECDSA signatures, and secure enclave for private key storage (HUK + OTP).

Use Value: 120000 SecureMark™-TLS score validates TLS 1.3 performance; 96-bit unique ID + active tampers prevent cloning; SESIP3 certification satisfies regulatory audit requirements.

Use Scenario: Solar-powered digital signage panel with 7-inch TFT-LCD, ambient light sensing, and remote content update capability.

IC Role / Device Role / Timing Role: Graphics controller driving LTDC + MIPI DSI, managing backlight PWM, and executing local UI logic while minimizing power draw.

Use Value: Chrom-GRC reduces framebuffer memory bandwidth by 20%; 8.2 µA Stop 3 mode with full 2.5 MB SRAM retains UI state during solar dormancy; VREFBUF enables precise ADC reference for light sensor.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U575ZIT6	Same U5A series core, but 2 MB Flash, 1 MB SRAM, no MIPI DSI, no Neo-Chrom GPU - lacks display acceleration and external memory bandwidth.	Suitable for headless secure IoT nodes without graphics; not viable for DSI/LTDC-based HMIs.	Select when display capability is unnecessary and cost reduction is prioritized over graphics throughput.
RA6M5GFEK0	Renesas RA6M5: Cortex-M33, 1 MB Flash, 512 KB SRAM, no TrustZone-certified crypto, no DSI/LTDC, lower ULPMark-CP (290 vs. 369).	Targets general-purpose industrial control; lacks PSA Level 3 certification and integrated display subsystem.	Choose only if existing Renesas toolchain alignment outweighs security/display requirements.

Compared with STM32U5A5ZJT6Q, the STM32U575ZIT6 sacrifices display capability and memory for cost, while the RA6M5GFEK0 trades certified security and graphics acceleration for ecosystem familiarity - neither matches the U5A5's combination of PSA Level 3, MIPI DSI, and 2.5 MB SRAM in LQFP100.

Availability

STM32U5A5ZJT6Q is available at Aetrix Electronics and suitable for secure edge gateways, battery-powered HMIs, and industrial sensor fusion systems requiring stable component supply across multi-year production cycles.

Supply support for STM32U5A5ZJT6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and automotive ICs with over 40 years of industrial-grade reliability.

The STM32U5Axxx series is designed for ultra-low-power, secure, and graphics-capable edge applications - extending the STM32 portfolio into battery-operated, human-interface-rich, and safety-critical domains with PSA-certified foundations.

FAQ

What is the maximum operating temperature range for the STM32U5A5ZJT6Q?

The STM32U5A5ZJT6Q is rated for operation from –40 °C to +125 °C, validated per DS13543 Rev 3 Section 5.3.1. This extended industrial temperature grade supports deployment in automotive under-hood modules, industrial motor drives, and outdoor infrastructure equipment without derating.

Does the STM32U5A5ZJT6Q support external memory encryption at runtime?

Yes - it integrates an On-the-Fly Decryption Engine (OTFDEC) that decrypts Octo-SPI external memories in real time using AES-128/256 keys stored in secure memory. This enables secure XIP execution from external flash without exposing decrypted code to external probes.

How many wake-up pins are available in Shutdown mode?

The STM32U5A5ZJT6Q provides 24 dedicated wake-up pins in Shutdown mode, confirmed in DS13543 Rev 3 Table 9 (Section 3.9.3). These pins retain interrupt capability with 150 nA quiescent current, enabling granular event-driven wake-up from deepest power state.

Is the MIPI DSI interface capable of driving a 1080p display?

Yes - the dual-lane MIPI DSI host supports up to 500 Mbit/s per lane (1 Gbit/s total), sufficient for 1080p@60 Hz with 24-bit color using video mode transmission. The integrated D-PHY complies with MIPI D-PHY v1.2, and timing is validated per DS13543 Rev 3 Section 5.3.33.

STM32U5A5ZJT6Q Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 144-LQFP

Series:: STM32U5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 160MHz

Connectivity:: CANbus, EBI/EMI, FIFO, I2C, IrDA, LINbus, MMC/SD, SPI, UART/USART/USB

Peripherals:: Brown-out Detect/Reset, Crypto - AES, DMA, PWM, SHA, Temp Sensor, TRNG, WDT

Number of I/O:: 111

Program Memory Size:: 4MB (4M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 2.5M x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 22x12/14b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32U5A5ZJT6Q FAQ

1.How can I place an order for STM32U5A5ZJT6Q through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U5A5ZJT6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U5A5ZJT6Q reliable?

The price and inventory of STM32U5A5ZJT6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5A5ZJT6Q is usually 5 days.

3.What payment methods are accepted for STM32U5A5ZJT6Q?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5A5ZJT6Q transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U5A5ZJT6Q?

STM32U5A5ZJT6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U5A5ZJT6Q order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U5A5ZJT6Q?

For technical support, including STM32U5A5ZJT6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5A5ZJT6Q requirements.

6.How does Aetrix verify that STM32U5A5ZJT6Q is sourced from the original manufacturer or authorized distributors?

All STM32U5A5ZJT6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5A5ZJT6Q meets industry standards.

7.What is the process for return or replacement of STM32U5A5ZJT6Q?

All STM32U5A5ZJT6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5A5ZJT6Q, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U5A5ZJT6Q part is unused and in its original packaging.

Return procedure for STM32U5A5ZJT6Q:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…