Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U5A5ZJT6TR

Name: STM32U5A5ZJT6TR
Brand: STMicroelectronics
SKU: STM32U5A5ZJT6TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U5A5ZJT6TR

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: -

Datasheet:: STM32U5A5ZJT6TR.pdf

Description:: IC MCU 32BIT 4MB FLASH 144LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,476

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U5A5ZJT6TR from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 4 MB Flash, 2.5 MB SRAM, LTDC display controller, MIPI® DSI host interface, and hardware crypto accelerators. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C and delivers 240 DMIPS at up to 160 MHz-enabling secure, high-resolution graphics in battery-powered industrial HMIs and medical wearables.

For engineers reviewing the STM32U5A5ZJT6TR datasheet, STM32U5A5ZJT6TR pinout, STM32U5A5ZJT6TR application, or STM32U5A5ZJT6TR equivalent, key selection criteria include TrustZone-enabled secure boot, LPBAM autonomous peripheral operation down to Stop 2 mode, 156 GPIOs (most 5V-tolerant), dual 14-bit ADCs with Stop 2 autonomy, and integrated Neo-Chrom GPU for rotation/scaling acceleration.

Technical Context

The device integrates a dual-cache Arm Cortex-M33 core (32 KB I-Cache, 16 KB D-Cache1) with TrustZone isolation, MPU, DSP extensions, and FPU-enabling concurrent secure/non-secure execution. Its FlexPowerControl architecture supports seven low-power modes, including 150 nA Shutdown and 2 μA Stop 3 with 40 KB SRAM retention.

Graphics subsystem includes Neo-Chrom GPU (GPU2D), Chrom-ART Accelerator (DMA2D), and Chrom-GRC (GFXMMU) for resource optimization, paired with MIPI DSI (2 lanes @ 500 Mbit/s each) and LTDC supporting RGB/parallel TFT displays. Security features include SESIP3/PSA Level 3 certification, on-the-fly Octo-SPI decryption (OTFDEC), dual AES coprocessors (one DPA-resistant), PKA, HASH, and NIST SP800-90B-compliant TRNG.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU, DSP extensions-enables secure real-time control and cryptographic offload.
Max Clock / Performance	160 MHz / 240 DMIPS-supports complex UI rendering and sensor fusion without external co-processors.
Memory	4 MB Flash (ECC, read-while-write), 2.5 MB SRAM (ECC configurable)-enables large firmware images and buffer-intensive graphics/audio stacks.
Low-Power Modes	150 nA Shutdown, 2 μA Stop 3 (40 KB SRAM), 17.5 µA Stop 2 (2.5 MB SRAM)-extends battery life in always-on edge devices.
Graphics Interface	MIPI DSI host (2 lanes, 500 Mbit/s/lane) + LTDC + Neo-Chrom GPU-drives high-res displays with hardware-accelerated rotation and scaling.
Security	SESIP3/PSA Level 3 certified; TrustZone, HUK, SFI, OTFDEC, dual AES, PKA, HASH, TRNG-meets stringent IoT and medical data integrity requirements.
Analog Peripherals	Two 14-bit ADCs (2.5 Msps, oversampling), one 12-bit ADC (autonomous in Stop 2), two DACs, two op-amps, two comparators-supports precision sensor acquisition with minimal wake-up latency.
Communication	1 CAN FD, 7 USARTs, 6 I²C, 3 SPI/Octo-SPI/HSPI, USB OTG HS, UCPD, 2 SDMMC, 2 SAIs-enables robust multi-protocol connectivity in industrial gateways.

Pinout & Package

LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins. Pin functions validated per STMicroelectronics DS13543 Rev 3 (Section 4.2).

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Main, analog, and I/O power supplies	Independent 1.71–3.6 V domains enable mixed-signal integrity and flexible board-level power sequencing.
VSS, VSSA	Digital and analog ground returns	Separate analog/digital ground planes reduce noise coupling into ADC/DAC paths.
NRST	Active-low reset input	Asynchronous reset with internal pull-up; supports external debounced push-button or supervisor IC assertion.
PA0–PA15, PB0–PB15, etc.	General-purpose I/Os	Up to 156 GPIOs; most are 5V-tolerant, enabling direct interfacing with legacy peripherals without level shifters.
PC13–PC15	RTC oscillator inputs	Support 32.768 kHz crystal for calendar-grade RTC accuracy with hardware calibration.
PD0–PD1	MIPI DSI clock/data lanes	Dedicated high-speed differential pairs for reliable 1 Gbit/s DSI link to display panels.
PE0–PE15	LTDC RGB/HSYNC/VSYNC/DE signals	Parallel 24-bit RGB interface with programmable timing for direct TFT panel driving.
PF0–PF15	Octo-SPI memory interface	8-line x4 configuration supporting XIP from encrypted external flash via OTFDEC.

Key Features

Feature	Design Value
LPBAM (Low-Power Background Autonomous Mode)	Enables DMA-driven peripheral chains (ADC→memory→crypto) without CPU wake-up-reducing active time in Stop 2 mode.
Neo-Chrom GPU (GPU2D)	Accelerates arbitrary-angle rotation, perspective-correct texture mapping, and scaling-offloading CPU for smooth UI animation at <1% CPU load.
TrustZone + Secure Boot	Hardware-enforced isolation between secure firmware (SFI), root of trust (HDP), and non-secure applications-preventing unauthorized code execution or memory access.
On-the-Fly Decryption (OTFDEC)	Decrypts Octo-SPI external memory contents in real time using AES-128/256-enabling secure XIP from untrusted flash without RAM exposure.
VBAT Domain Retention	Maintains RTC, 32×32-bit backup registers, and 2 KB backup SRAM during main power loss-preserving timekeeping and critical state across battery swaps.
CORDIC + FMAC Coprocessors	Hardware acceleration for trigonometric (sin/cos/tan) and digital filter (IIR/FIR) computations-reducing latency in motor control and audio preprocessing by >10× vs. software.

Applications

Industrial HMI

Portable Medical Device

Use Scenario: Battery-powered factory floor operator panel with 7-inch MIPI DSI display, touch sensing, and real-time machine status visualization.

IC Role / Device Role / Timing Role: Main application processor executing embedded GUI framework, managing LTDC/DSI display pipeline, and performing secure OTA updates via UCPD/USB.

Use Value: LPBAM reduces average current to <20 µA during idle display refresh; Neo-Chrom GPU enables 60 fps UI animation with 18.5 µA/MHz Run-mode efficiency.

Use Scenario: Wearable ECG monitor with continuous analog front-end sampling, on-device arrhythmia detection, and encrypted Bluetooth LE telemetry.

IC Role / Device Role / Timing Role: Secure sensor hub acquiring from dual 14-bit ADCs, running ML inference on FMAC/CORDIC, and encrypting data via SAES/PKA before transmission.

Use Value: Dual ADCs operate autonomously in Stop 2 mode (4.65 µA), while TrustZone isolates patient data storage in protected SRAM-meeting HIPAA-aligned data residency requirements.

Smart Energy Meter

Secure Gateway Controller

Use Scenario: DIN-rail mounted electricity meter with LCD-TFT display, PLC/HPLC communication, tamper detection, and AES-encrypted firmware updates.

IC Role / Device Role / Timing Role: System-on-chip handling metrology ADC sampling, real-time tariff calculation, secure boot validation, and tamper event logging to backup SRAM.

Use Value: 150 nA Shutdown mode preserves battery-backed RTC during mains failure; active tampers detect enclosure breach and trigger zeroization of HUK and keys.

Use Scenario: Industrial IoT gateway aggregating Modbus RTU, CAN FD, and BLE sensor data, then forwarding to cloud via TLS-secured Ethernet/Wi-Fi.

IC Role / Device Role / Timing Role: Secure network controller managing TLS handshake acceleration (SecureMark™-TLS), crypto offload (SAES/HASH), and isolated protocol stacks in TrustZone secure world.

Use Value: Dual AES coprocessors achieve 120000 SecureMark™-TLS score; UCPD enables USB-C PD negotiation for unified power/data connectivity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U575ZIT6	Same U5A series core, but 2 MB Flash, 1 MB SRAM, no MIPI DSI, no Neo-Chrom GPU-lacks display acceleration and external memory bandwidth.	Suitable for secure sensor nodes or crypto gateways without graphics; not viable for DSI/LTDC-based HMIs.	Select when display capability is unnecessary and BOM cost reduction is prioritized over graphics throughput.
NXP i.MX RT1187CVM8B	Arm Cortex-M7 + M33 dual-core, 1 MB SRAM, no TrustZone-certified crypto, no LPBAM, higher active power (≈40 µA/MHz).	Targets higher-performance edge AI inference; lacks PSA Level 3 certification and sub-µA shutdown modes required for medical wearables.	Choose only if M7 compute headroom outweighs ultra-low-power and security certification needs.

Compared with STM32U5A5ZJT6TR, STM32U575ZIT6 sacrifices display subsystem and memory capacity for lower cost and footprint, while i.MX RT1187CVM8B trades verified ultra-low-power operation and PSA Level 3 assurance for raw M7 performance-making STM32U5A5ZJT6TR optimal for certified, graphics-rich, battery-constrained applications.

Availability

STM32U5A5ZJT6TR is available at Aetrix Electronics and suitable for industrial HMIs, portable medical devices, smart energy meters, and secure gateways requiring stable component supply across extended product lifecycles.

Supply support for STM32U5A5ZJT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive chips since 1987.

The STM32U5 series targets ultra-low-power, secure, and graphics-capable embedded applications-including medical wearables, industrial HMIs, and smart meters-by integrating TrustZone, LPBAM, and Neo-Chrom GPU into a single die.

FAQ

What is the maximum operating temperature range for STM32U5A5ZJT6TR?

The device is qualified for operation from –40 °C to +125 °C ambient temperature, validated per JEDEC JESD22-A108 and specified in Section 5.3.1 of DS13543 Rev 3. This extended range supports deployment in harsh industrial enclosures and automotive under-hood environments where thermal management is constrained.

Does STM32U5A5ZJT6TR support external memory encryption at runtime?

Yes-it integrates the On-the-Fly Decryption Engine (OTFDEC) that performs real-time AES-128/256 decryption of Octo-SPI external memory reads. This enables secure Execute-in-Place (XIP) from untrusted flash without exposing decrypted code in internal SRAM, satisfying PSA Level 3 and SESIP3 requirements.

How many independent ADC instances does STM32U5A5ZJT6TR include, and what are their key capabilities?

The MCU integrates three ADCs: two 14-bit units (ADC1/ADC2) sampling at 2.5 Msps with hardware oversampling, and one 12-bit unit (ADC4) also sampling at 2.5 Msps and operating autonomously in Stop 2 mode. All support programmable resolution, offset calibration, and analog watchdogs-critical for precision sensor acquisition in battery-powered systems.

Can STM32U5A5ZJT6TR drive a MIPI DSI display without external bridge ICs?

Yes-the integrated MIPI DSI host controller supports two high-speed lanes running at up to 500 Mbit/s each, directly driving compliant DSI panels (e.g., 720p or 1080p) without external PHY or bridge components. Timing, lane synchronization, and error recovery are handled in hardware per MIPI D-PHY v1.2 spec.

STM32U5A5ZJT6TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: -

Series:: -

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: -

Core Processor:: -

Core Size:: -

Speed:: -

Connectivity:: -

Peripherals:: -

Number of I/O:: -

Program Memory Size:: -

Program Memory Type:: -

EEPROM Size:: -

RAM Size:: -

Voltage - Supply (Vcc/Vdd):: -

Data Converters:: -

Oscillator Type:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:

STM32U5A5ZJT6TR FAQ

1.How can I place an order for STM32U5A5ZJT6TR through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U5A5ZJT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U5A5ZJT6TR reliable?

The price and inventory of STM32U5A5ZJT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5A5ZJT6TR is usually 5 days.

3.What payment methods are accepted for STM32U5A5ZJT6TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5A5ZJT6TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U5A5ZJT6TR?

STM32U5A5ZJT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U5A5ZJT6TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U5A5ZJT6TR?

For technical support, including STM32U5A5ZJT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5A5ZJT6TR requirements.

6.How does Aetrix verify that STM32U5A5ZJT6TR is sourced from the original manufacturer or authorized distributors?

All STM32U5A5ZJT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5A5ZJT6TR meets industry standards.

7.What is the process for return or replacement of STM32U5A5ZJT6TR?

All STM32U5A5ZJT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5A5ZJT6TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U5A5ZJT6TR part is unused and in its original packaging.

Return procedure for STM32U5A5ZJT6TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…