Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U5A9NJH3Q

Name: STM32U5A9NJH3Q
Brand: STMicroelectronics
SKU: STM32U5A9NJH3Q
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U5A9NJH3Q

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 216-TFBGA

Datasheet:: STM32U5A9NJH3Q.pdf

Description:: IC MCU 32BIT 4MB FLASH 216TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,962

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U5A9NJH3Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® and FPU, delivering 240 DMIPS at up to 160 MHz. It integrates 4 MB Flash with ECC, 2.5 MB SRAM (with configurable ECC), MIPI® DSI host controller (dual 500 Mbit/s lanes), LTDC, Neo-Chrom GPU2D, and hardware crypto accelerators (AES, PKA, HASH, RNG). It targets secure, graphics-rich IoT edge nodes requiring long battery life and high functional safety.

For engineers reviewing the STM32U5A9NJH3Q datasheet, STM32U5A9NJH3Q pinout, STM32U5A9NJH3Q application, or STM32U5A9NJH3Q equivalent, key selection criteria include TrustZone-certified secure boot, sub-20 µA Stop 2 mode with full SRAM retention, dual Octo-SPI interfaces for external code execution, MIPI DSI + LTDC for embedded displays, and PSA Level 3/SESIP3 security certification.

Technical Context

The device implements Arm TrustZone® at the core and peripheral level, enabling hardware-isolated secure and non-secure worlds with GTZC-managed memory/peripheral access control. Its FlexPowerControl architecture supports seven low-power modes - including 480 nA Standby with RTC and 2 µA Stop 3 - enabled by dual power domains (VCORE/VSYS) and dynamic voltage scaling between LDO and SMPS regulators.

Graphics acceleration relies on three coexisting engines: Neo-Chrom GPU2D (rotation/scaling/perspective mapping), Chrom-ART DMA2D (blending/transparency), and Chrom-GRC GFXMMU (resource optimization). The MIPI DSI host operates at up to 500 Mbit/s per lane with embedded D-PHY, while the LTDC supports RGB888, YUV, and ARGB8888 pixel formats with up to 24-bit parallel output.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU, and DSP extensions - enables secure real-time control with deterministic interrupt latency and cryptographic isolation.
Max Clock & Performance	160 MHz / 240 DMIPS - achieved via 32-KB I-Cache (ART Accelerator), enabling zero-wait-state flash execution and sustained throughput in battery-constrained applications.
Memory	4-MB Flash (ECC, read-while-write, 100k-cycle endurance) + 2.5-MB SRAM (configurable ECC) - supports secure firmware updates, OTA rollback, and large buffer storage for display/audio pipelines.
Low-Power Modes	480 nA Standby w/RTC, 2 µA Stop 3 w/40-KB SRAM, 17.5 µA Stop 2 w/2.5-MB SRAM - enables multi-year operation on coin-cell batteries in always-on sensor/display edge devices.
Security	PSA Level 3 & SESIP3 certified; TrustZone, HUK, SFI, TF-M support, AES/DPA-resistant coprocessors, on-the-fly Octo-SPI decryption - meets industrial IoT and medical device data integrity and anti-tamper requirements.
Graphics Interfaces	MIPI DSI host (2 lanes @ 500 Mbit/s each) + LTDC (24-bit RGB/YUV/ARGB) + Neo-Chrom GPU2D + DMA2D - drives high-resolution color displays (e.g., 800×480, 1024×600) with hardware-accelerated UI rendering and minimal CPU load.
Analog Peripherals	Two 14-bit ADCs (2.5 Msps, hardware oversampling), one 12-bit ADC (autonomous in Stop 2), two 12-bit DACs, two op-amps with PGA, two comparators - supports precision sensor fusion and closed-loop control without external signal conditioning.

Pinout & Package

LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads. Pin functions validated per STMicroelectronics DS13543 Rev 3, Section 4.1–4.2.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Core, analog, and I/O power supplies	Independent 1.71–3.6 V domains enable mixed-signal integrity and flexible power sequencing; VDDIO2 supports 1.08–3.6 V for low-voltage peripherals.
VBAT	Backup power supply	Supplies RTC, 32 × 32-bit backup registers, and 2-KB backup SRAM during main power loss - enables timekeeping and state retention without supercapacitor.
PA0–PA15, PB0–PB15, etc.	General-purpose I/Os	Up to 156 fast GPIOs; most 5V-tolerant; up to 14 with independent VDDIO2 supply - allows direct interfacing with legacy logic, sensors, and displays across voltage domains.
PD0–PD15 (LTDC)	RGB/YUV parallel display interface	24-bit parallel output supporting RGB888, YUV422, ARGB8888 - directly drives TFT panels without external timing controller or frame buffer.
PE2–PE7 (DSI)	MIPI DSI host differential lanes	Dual DSI lanes (CLK+/-, DATA0+/−, DATA1+/−) operating up to 500 Mbit/s each - enables high-bandwidth, low EMI connection to DSI-compatible displays (e.g., 720p).
PF0–PF15 (OCTOSPI1)	Octo-SPI memory interface	8-line x1/x2/x4/x8 configuration supporting NOR/PSRAM/NAND/FRAM - enables XIP execution and secure on-the-fly decryption of external code/data.

Key Features

Feature	Design Value
LPBAM (Low-Power Background Autonomous Mode)	Enables DMA-driven peripheral chains (ADC→DMA→Crypto→SRAM) fully autonomous down to Stop 2 mode - eliminates CPU wakeups for sensor logging or encryption tasks.
Neo-Chrom GPU2D + Chrom-ART DMA2D	Hardware-accelerated 2D graphics pipeline supporting rotation, scaling, alpha blending, and perspective-correct texture mapping - reduces CPU load by >70% vs. software rendering in GUI applications.
TrustZone + GTZC + Secure Boot	Hardware-enforced isolation of secure/non-secure firmware, peripherals, and memories; root-of-trust boot from immutable ROM; RDP-controlled debug access - satisfies IEC 62443-3-3 and ISO/SAE 21434 requirements.
SMPS + LDO Dual Regulator	Integrated step-down converter (SMPS) and LDO with on-the-fly switching - achieves optimal efficiency across load ranges (e.g., 85% at 10 mA, 92% at 100 mA) and extends battery life in variable-workload systems.
On-the-Fly External Memory Decryption (OTFDEC)	Hardware engine decrypting Octo-SPI reads in real time using AES-128/256 keys stored in secure memory - enables secure XIP from untrusted external flash without exposing decrypted code in SRAM.

Applications

Smart Wearable Display

Secure Industrial HMI

Use Scenario: Battery-powered smartwatch with 320×320 color OLED and capacitive touch.

IC Role / Device Role / Timing Role: Main application processor managing BLE connectivity, sensor fusion (accelerometer/HRM), and real-time UI rendering via MIPI DSI + LTDC.

Use Value: 17.5 µA Stop 2 mode preserves full 2.5-MB SRAM context during screen-off periods; Neo-Chrom GPU2D renders smooth animations at <5% CPU utilization.

Use Scenario: Panel-mounted human-machine interface in factory automation with tamper detection and firmware update over TLS.

IC Role / Device Role / Timing Role: Secure controller executing certified PLC logic, driving 800×480 LCD via LTDC, and performing end-to-end encrypted communications via SAES/PKA.

Use Value: PSA Level 3 certification validates secure boot and runtime attestation; 480 nA Standby with RTC ensures clock accuracy during brownouts without backup battery.

Medical Edge Sensor Hub

Connected Smart Meter

Use Scenario: Portable ECG/SpO₂ monitor with clinical-grade analog front-end and Bluetooth LE telemetry.

IC Role / Device Role / Timing Role: Signal acquisition hub with dual 14-bit ADCs (2.5 Msps), autonomous Stop 2 sampling, and hardware-accelerated FFT via CORDIC/FMAC.

Use Value: 12-bit DAC and op-amp PGA enable calibrated analog stimulus generation; ULPMark™-CP score of 369 confirms ultra-low-power signal chain efficiency.

Use Scenario: ANSI C12.22-compliant electricity meter with tamper-proof logging, secure time sync, and NB-IoT backhaul.

IC Role / Device Role / Timing Role: Trusted execution environment hosting secure metering firmware, RTC with calendar/alarm, and crypto-accelerated TLS 1.3 handshakes via SAES/HASH/RNG.

Use Value: Hardware unique key (HUK) and 512-byte OTP ensure device identity binding; active tampers detect enclosure breach and erase sensitive keys within microseconds.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U575ZIT6Q	Same U5A series architecture but with 2 MB Flash, 1 MB SRAM, no MIPI DSI, and single Octo-SPI - lacks display acceleration engines and external memory bandwidth.	Suitable for secure sensor hubs or crypto gateways without embedded displays; lower BOM cost where graphics are unnecessary.	Select when display interface and >2.5 MB SRAM are not required - reduces PCB layer count and simplifies power design.
NXP i.MX RT600	Arm Cortex-M33 + DSP core, 1 MB SRAM, no TrustZone-certified secure boot, no integrated SMPS, and no MIPI DSI - relies on external PMIC and display controller.	Targeted at audio DSP and voice AI edge inference; lacks PSA Level 3 certification and autonomous low-power peripheral chains (LPBAM).	Choose for compute-intensive audio preprocessing; avoid for regulated medical/industrial applications requiring certified security and sub-µA standby.

Compared with STM32U5A9NJH3Q, the STM32U575ZIT6Q trades display capability and memory for cost and simplicity, while the i.MX RT600 offers higher DSP throughput but requires external components to match U5A's integrated security, power, and graphics stack - making STM32U5A9NJH3Q uniquely suited for certified, battery-operated, display-enabled edge nodes.

Availability

STM32U5A9NJH3Q is available at Aetrix Electronics and suitable for smart wearables, secure industrial HMIs, medical edge sensors, and connected smart meters requiring stable component supply and long-term lifecycle assurance.

Supply support for STM32U5A9NJH3Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive chips with vertical fabrication capacity.

The STM32U5 series is ST's flagship ultra-low-power MCU line targeting PSA-certified, graphics-capable, and battery-operated edge devices - combining Arm TrustZone, advanced power gating, and integrated display/crypto accelerators in a single die.

FAQ

What is the maximum operating temperature range for STM32U5A9NJH3Q?

The STM32U5A9NJH3Q is rated for operation from –40 °C to +125 °C ambient temperature, validated per DS13543 Rev 3 Section 5.3.1. This extended grade supports deployment in harsh industrial and automotive under-hood environments without derating.

Does STM32U5A9NJH3Q support hardware-based secure firmware updates?

Yes - it implements Secure Firmware Installation (SFI) using embedded Root Secure Services (RSS), supports TF-M-based firmware updates, and provides on-the-fly decryption of external Octo-SPI memory via OTFDEC with keys protected in secure memory - all validated under PSA Level 3 certification.

Can the MIPI DSI interface drive a 720p display?

Yes - the dual-lane MIPI DSI host supports up to 500 Mbit/s per lane (1 Gbit/s aggregate), sufficient for 720p@60 Hz with RGB888 (≈800 Mbps required). Timing validation is confirmed in DS13543 Rev 3 Section 5.3.33 (MIPI D-PHY characteristics) and AN5541 application note.

How much SRAM remains available when ECC is enabled on SRAM3?

With SRAM3 ECC enabled, total usable RAM is 2450 KB - comprising 2128 KB general-purpose SRAM plus 322 KB with ECC protection. This configuration is selected via SYSCFG_MEMRMP register and documented in DS13543 Rev 3 Section 3.5.1.

STM32U5A9NJH3Q Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 216-TFBGA

Series:: STM32U5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 160MHz

Connectivity:: CANbus, EBI/EMI, FIFO, I2C, IrDA, LINbus, MMC/SD, SPI, UART/USART/USB

Peripherals:: Brown-out Detect/Reset, Crypto - AES, DMA, LCD, PWM, SHA, Temp Sensor, TRNG, WDT

Number of I/O:: 156

Program Memory Size:: 4MB (4M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 2.5M x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 24x12/14b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32U5A9NJH3Q FAQ

1.How can I place an order for STM32U5A9NJH3Q through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U5A9NJH3Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U5A9NJH3Q reliable?

The price and inventory of STM32U5A9NJH3Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5A9NJH3Q is usually 5 days.

3.What payment methods are accepted for STM32U5A9NJH3Q?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5A9NJH3Q transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U5A9NJH3Q?

STM32U5A9NJH3Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U5A9NJH3Q order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U5A9NJH3Q?

For technical support, including STM32U5A9NJH3Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5A9NJH3Q requirements.

6.How does Aetrix verify that STM32U5A9NJH3Q is sourced from the original manufacturer or authorized distributors?

All STM32U5A9NJH3Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5A9NJH3Q meets industry standards.

7.What is the process for return or replacement of STM32U5A9NJH3Q?

All STM32U5A9NJH3Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5A9NJH3Q, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U5A9NJH3Q part is unused and in its original packaging.

Return procedure for STM32U5A9NJH3Q:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…