Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32U5A9NJH6Q

Name: STM32U5A9NJH6Q
Brand: STMicroelectronics
SKU: STM32U5A9NJH6Q
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32U5A9NJH6Q

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 216-TFBGA

Datasheet:: STM32U5A9NJH6Q.pdf

Description:: IC MCU 32BIT 4MB FLASH 216TFBGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:960

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32U5A9NJH6Q from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 32-bit microcontroller with TrustZone® security, 4 MB Flash, 2.5 MB SRAM, MIPI® DSI host controller, LTDC, and hardware crypto accelerators. It operates from 1.71 V to 3.6 V across –40 °C to +125 °C, delivers 240 DMIPS at 160 MHz, and supports autonomous low-power background mode (LPBAM) down to Stop 2. It targets secure, graphics-rich IoT edge nodes and industrial HMIs requiring real-time responsiveness and battery longevity.

For engineers reviewing the STM32U5A9NJH6Q datasheet, STM32U5A9NJH6Q pinout, STM32U5A9NJH6Q application, or STM32U5A9NJH6Q equivalent, key selection considerations include TrustZone-enabled secure boot, 2.5-MB SRAM retention in Stop 3 mode (8.2 µA), dual 14-bit ADCs with Stop 2 autonomy, Neo-Chrom GPU acceleration, and MIPI DSI + LTDC for high-resolution display integration.

Technical Context

The device integrates an Arm Cortex-M33 core with TrustZone, MPU, FPU, and DSP extensions, coupled with ART Accelerator (32-KB I-Cache, 16-KB D-Cache1/2) enabling zero-wait-state execution at up to 160 MHz. Its power architecture combines embedded LDO and SMPS with dynamic voltage scaling and on-the-fly switching.

Security is implemented via SESIP3/PSA Level 3 certification, securable peripherals, Root of Trust with HDP, Secure Firmware Installation (SFI), and hardware-accelerated AES (2 coprocessors), PKA, HASH, RNG (NIST SP800-90B compliant), and OTFDEC for external Octo-SPI memory decryption.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M33 with TrustZone, FPU, MPU, DSP - enables secure, deterministic real-time control with cryptographic isolation.
Max Clock / Performance	160 MHz / 240 DMIPS - supports high-throughput signal processing and graphics rendering without external co-processors.
Memory	4 MB Flash (ECC, RWW), 2.5 MB SRAM (ECC configurable) - ensures firmware integrity and large buffer storage for UI/ML inference workloads.
Low-Power Modes	150 nA Shutdown, 480 nA Standby w/RTC, 2 µA Stop 3 w/40 KB SRAM - extends battery life in always-on sensor or display standby applications.
Graphics Interface	MIPI DSI (2 lanes @ 500 Mbit/s each) + LTDC + Neo-Chrom GPU2D - drives QHD+ displays with hardware-accelerated rotation, scaling, and texture mapping.
Analog Peripherals	2×14-bit ADC (2.5 Msps, oversampling), 12-bit DAC (2 ch), 2 OPAMP, 2 COMP - supports precision sensor acquisition and analog actuation with autonomous operation in Stop 2.
Security Features	SESIP3/PSA Level 3 certified, TrustZone, HUK, 512-byte OTP, active tampers, TF-M support - meets stringent requirements for secure firmware updates and data confidentiality.

Pinout & Package

STM32U5A9NJH6Q is housed in a 208-pin WLCSP package (5.38 × 5.47 mm), optimized for space-constrained portable and wearable designs. The package supports 156 fast I/Os (most 5V-tolerant), including dedicated MIPI DSI, LTDC, Octo-SPI, and USB Type-C/UCPD pins.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VSS	Core power supply and ground	Supports dual-supply operation (VCORE + VDDIO); VCORE supplied by internal SMPS or LDO for optimal efficiency.
PA0–PA15, PB0–PB15, etc.	General-purpose I/Os	156 total GPIOs with interrupt capability; up to 14 support independent 1.08–3.6 V supply for mixed-voltage interfacing.
DSI_D0P/N, DSI_D1P/N, DSI_CLKN/P	MIPI DSI differential lanes	Two high-speed DSI lanes (up to 500 Mbit/s each) for direct connection to DSI display panels without bridge ICs.
LTDC_R0–R7, G0–G7, B0–B7, CLK, HSYNC, VSYNC	RGB parallel interface signals	Full 24-bit RGB + sync timing for driving TFT-LCD panels up to WXGA resolution via LTDC controller.
OCTOSPI1_IO0–IO7, CLK, NCS	Octo-SPI memory interface	Enables high-bandwidth, low-pin-count connection to external NOR/PSRAM/FRAM with on-the-fly decryption (OTFDEC).
UCPD1_CC1/CC2, UCPD1_VBUS	USB Type-C/Power Delivery	Dedicated UCPD peripheral handles CC line monitoring, VBUS sensing, and PD policy engine - no external transceiver required.

Key Features

Feature	Design Value
TrustZone + Secure Boot	Hardware-enforced isolation between secure/non-secure firmware; immutable root of trust with HDP and SFI ensures tamper-resistant OTA updates.
Neo-Chrom GPU2D	Accelerates 2D graphics operations (rotation, scaling, perspective-correct texturing) offloading CPU and reducing frame-buffer memory bandwidth.
LPBAM (Low-Power Background Autonomous Mode)	Permits DMA-driven peripheral chains (ADC→DMA→SRAM→Crypto) to run autonomously in Stop 2 mode - eliminates CPU wakeups for sensor logging.
On-the-Fly Decryption (OTFDEC)	Decrypts external Octo-SPI memory contents in real time using AES-128/256, enabling secure code/data storage outside internal flash.
Chrom-GRC (GFXMMU)	Optimizes graphic resource usage by up to 20 % via intelligent memory management and layer composition - reduces SRAM footprint for multi-layer UIs.

Applications

Smart Wearable HMI

Secure Industrial Gateway

Use Scenario: A wrist-worn health monitor with color OLED display, ECG sensor, and Bluetooth LE connectivity operating on coin-cell battery for >7 days.

IC Role / Device Role / Timing Role: MCU executes sensor fusion, renders UI via MIPI DSI + Neo-Chrom GPU, manages secure BLE pairing keys in TrustZone-protected SRAM, and enters Stop 3 mode between measurements.

Use Value: 8.2 µA Stop 3 current with 2.5 MB SRAM retention enables long-duration data buffering; LPBAM allows ECG sampling without waking CPU.

Use Scenario: An edge gateway aggregating Modbus RTU field data, performing local anomaly detection, and uploading encrypted logs to cloud via TLS.

IC Role / Device Role / Timing Role: Hosts secure TLS stack using SAES/PKA/HASH accelerators, stores firmware updates in encrypted Octo-SPI flash via OTFDEC, and isolates protocol stacks using TrustZone memory partitions.

Use Value: 120000 SecureMark™-TLS score validates hardware-accelerated crypto throughput; PSA Level 3 certification satisfies industrial cybersecurity compliance.

Portable Medical Diagnostic Tool

Advanced Automotive Cockpit Display

Use Scenario: Handheld ultrasound probe with real-time beamforming, touch UI, and battery-backed configuration storage.

IC Role / Device Role / Timing Role: Runs CORDIC/FMAC for real-time signal processing, acquires analog front-end data via dual 14-bit ADCs in Stop 2 mode, and retains calibration data in 2-KB VBAT SRAM.

Use Value: Dual ADCs achieve 2.5 Msps with hardware oversampling for noise reduction; VBAT domain preserves RTC and 32×32-bit backup registers during main power loss.

Use Scenario: In-vehicle digital instrument cluster supporting animated gauges, video-in (rear camera), and HUD projection overlay.

IC Role / Device Role / Timing Role: Drives dual-display output via LTDC (TFT) + MIPI DSI (OLED), composites layers using Chrom-ART DMA2D, and synchronizes graphics with CAN FD vehicle bus timing.

Use Value: 160 MHz core + GPU2D + DMA2D enables smooth 60 Hz UI animation; CAN FD interface (up to 5 Mbps) ensures low-latency vehicle data ingestion.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32U575ZIT6Q	Same U5A series architecture but with 2 MB Flash, 1 MB SRAM, no MIPI DSI, and no Neo-Chrom GPU - lacks display acceleration and external memory bandwidth.	Suitable for secure sensor hubs or gateways without high-res display needs; cannot replace U5A9NJH6Q in DSI/LTDC-based UIs.	Select when display capability is unnecessary and cost/flash size optimization is prioritized over graphics throughput.
RA8T1G16GBM#AC0	Arm Cortex-M85 core, 2 MB Flash, 1.5 MB SRAM, no TrustZone-certified crypto, no MIPI DSI, no GPU - relies on software crypto and external display controllers.	Targets general-purpose industrial control; lacks PSA Level 3 certification and hardware-accelerated DSI/LTDC, increasing BOM and firmware validation effort.	Consider only if Renesas ecosystem alignment outweighs need for integrated display/crypto security and ultra-low-power autonomy.

Compared with STM32U5A9NJH6Q, the STM32U575ZIT6Q sacrifices display interfaces and half the memory for lower cost, while the RA8T1G16GBM#AC0 trades certified security and integrated graphics for higher single-thread CPU performance - neither matches the U5A9NJH6Q's combination of PSA Level 3, MIPI DSI, LTDC, and LPBAM in one die.

Availability

STM32U5A9NJH6Q is available at Aetrix Electronics and suitable for secure edge IoT devices, battery-powered medical instruments, and automotive cockpit displays requiring stable component supply, long-term lifecycle assurance, and qualified production lots.

Supply support for STM32U5A9NJH6Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.

The STM32U5 series is ST's flagship ultra-low-power MCU platform built on the Arm Cortex-M33 core, targeting applications demanding both extreme energy efficiency and robust hardware security - especially where display, cryptography, and sensor fusion converge.

FAQ

What is the maximum operating temperature rating for STM32U5A9NJH6Q?

The STM32U5A9NJH6Q is rated for operation from –40 °C to +125 °C ambient temperature, validated per industrial-grade specifications. This extended range supports deployment in under-hood automotive modules, industrial motor drives, and outdoor edge sensors without thermal derating.

Does STM32U5A9NJH6Q support external memory interfaces beyond Octo-SPI?

Yes - it integrates a Flexible Static Memory Controller (FSMC) supporting SRAM, PSRAM, NOR, NAND, and FRAM memories, plus a 16-bit HSPI interface running up to 160 MHz. These complement the two Octo-SPI ports, enabling flexible external memory expansion for code, graphics buffers, or data logging.

How does the LPBAM feature reduce system power consumption?

LPBAM enables autonomous peripheral operation (e.g., ADC sampling → DMA transfer → crypto encryption) without CPU intervention, even in Stop 2 mode. This eliminates wake-up latency and CPU leakage, achieving sub-µA background data acquisition - critical for battery-powered predictive maintenance sensors.

Is the MIPI DSI interface on STM32U5A9NJH6Q compatible with standard D-PHY receivers?

Yes - the MIPI DSI host controller complies with MIPI D-PHY v1.2 and supports two high-speed lanes operating up to 500 Mbit/s each, with configurable lane polarity and termination. It interfaces directly with industry-standard DSI display panels and bridge chips without level-shifting or protocol translation.

STM32U5A9NJH6Q Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 216-TFBGA

Series:: STM32U5

Packaging:: Tray

Product Status:: Active

Programmable:: -

Core Processor:: ARM® Cortex®-M33

Core Size:: 32-Bit

Speed:: 160MHz

Connectivity:: CANbus, EBI/EMI, FIFO, I2C, IrDA, LINbus, MMC/SD, SPI, UART/USART/USB

Peripherals:: Brown-out Detect/Reset, Crypto - AES, DMA, LCD, PWM, SHA, Temp Sensor, TRNG, WDT

Number of I/O:: 156

Program Memory Size:: 4MB (4M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 2.5M x 8

Voltage - Supply (Vcc/Vdd):: 1.71V ~ 3.6V

Data Converters:: A/D 24x12/14b SAR; D/A 2x12b

Oscillator Type:: External, Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32U5A9NJH6Q FAQ

1.How can I place an order for STM32U5A9NJH6Q through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32U5A9NJH6Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32U5A9NJH6Q reliable?

The price and inventory of STM32U5A9NJH6Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5A9NJH6Q is usually 5 days.

3.What payment methods are accepted for STM32U5A9NJH6Q?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5A9NJH6Q transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32U5A9NJH6Q?

STM32U5A9NJH6Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32U5A9NJH6Q order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32U5A9NJH6Q?

For technical support, including STM32U5A9NJH6Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5A9NJH6Q requirements.

6.How does Aetrix verify that STM32U5A9NJH6Q is sourced from the original manufacturer or authorized distributors?

All STM32U5A9NJH6Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5A9NJH6Q meets industry standards.

7.What is the process for return or replacement of STM32U5A9NJH6Q?

All STM32U5A9NJH6Q units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5A9NJH6Q, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32U5A9NJH6Q part is unused and in its original packaging.

Return procedure for STM32U5A9NJH6Q:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…