STMicroelectronics STM32U5G7VJT6
- Part No.:
- STM32U5G7VJT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32U5G7VJT6.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,238
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32U5G7VJT6 from STMicroelectronics is an ultra-low-power Arm® Cortex®-M33 microcontroller with TrustZone®, 4 MB flash, 3 MB SRAM, hardware JPEG codec, MIPI® DSI, LTDC, and Neo-Chrom GPU2D - designed for secure, graphics-rich IoT edge devices operating at up to 160 MHz in 1.71–3.6 V supply range.
For engineers reviewing the STM32U5G7VJT6 datasheet, STM32U5G7VJT6 pinout, STM32U5G7VJT6 application, or STM32U5G7VJT6 equivalent, key selection considerations include LPBAM-enabled autonomous peripheral operation in Stop 2 mode, 15.5 μA Stop 2 current with full 3-MB SRAM retention, PSA Level 3/SESIP3 security certification, and dual Octo-SPI interfaces supporting on-the-fly external memory decryption.
Technical Context
The STM32U5G7VJT6 integrates a dual-bank 4-MB flash with ECC and read-while-write capability, plus configurable SRAM (2962 KB with ECC enabled), enabling secure firmware updates and real-time code/data separation. Its FlexPowerControl architecture supports five low-power modes - including 195 nA Standby and 2.05 μA Stop 3 with 40-KB SRAM - managed via embedded LDO and SMPS with dynamic voltage scaling.
Graphics acceleration is implemented through three dedicated IP blocks: Neo-Chrom VG (GPU2D) for vector rendering and perspective-correct texture mapping, Chrom-ART DMA2D for bitmap composition, and Chrom-GRC (GFXMMU) for memory-efficient resource allocation - all coordinated via the LTDC and dual-lane MIPI DSI host controller running at 500 Mbit/s per lane.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ 160 MHz with TrustZone, FPU, MPU, DSP, and 32-KB ICACHE for zero-wait-state flash execution |
| Memory | 4-MB flash (ECC, 2-bank RWW), 3-MB SRAM (2962 KB usable with ECC on), plus 2-Octo-SPI + HSPI for external memory expansion |
| Low-Power Performance | 15.5 μA Stop 2 mode with full 3-MB SRAM retention; 195 nA Standby with 24 wake-up pins |
| Security | PSA Level 3 & SESIP3 certified; TrustZone-enforced peripheral/memory isolation; AES coprocessors (1 DPA-resistant); PKA; OTFDEC |
| Graphics Interface | MIPI DSI host (2 lanes, 500 Mbit/s each), LTDC, JPEG codec, Neo-Chrom VG + Chrom-ART + Chrom-GRC for full GUI pipeline |
| Analog Peripherals | 2×14-bit ADC (2.5 Msps, oversampling), 1×12-bit ADC (autonomous in Stop 2), 2×12-bit DAC, 2 op-amps with PGA, 2 comparators |
| Communication | 1×CAN FD, 1×USB Type-C/USB PD, 1×USB OTG HS, 7×USART, 6×I²C FM+, 3×SPI, 2×SAI, 2×SDMMC |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 leads; 151 total I/Os available across variants - this variant exposes 83 user GPIOs (including 14 with independent 1.08–3.6 V supply), 24 wake-up capable pins, and dedicated trace/debug, power, and clock pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO2 | Core, analog, and I/O power supplies | Independent 1.71–3.6 V domains enable mixed-voltage I/O and precision analog operation |
| VSS, VSSA | Digital and analog ground returns | Separate analog/digital ground planes reduce noise coupling into ADC/DAC paths |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset supervision and brown-out detection |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | Up to 83 configurable pins with interrupt capability; most 5 V-tolerant; 14 support independent VDDIO2 down to 1.08 V |
| PC13–PC15 | RTC oscillator inputs | Support 32.768 kHz crystal for calendar RTC with calibration and tamper detection |
| PD0–PD1 | MIPI DSI clock/data lanes | Dedicated high-speed differential pair for DSI interface (up to 500 Mbit/s per lane) |
| PE0–PE15 | LTDC data/control signals | 24-bit RGB parallel interface with HSYNC/VSYNC/DE timing for TFT-LCD panels |
Key Features
| Feature | Design Value |
|---|---|
| LPBAM (Low-Power Background Autonomous Mode) | Enables peripherals (ADC, timers, SPI) to operate without CPU intervention in Stop 2 mode - reducing active time and extending battery life |
| Neo-Chrom VG (GPU2D) | Hardware-accelerated 2D graphics engine supporting rotation, scaling, and perspective-correct texture mapping - offloads CPU for smooth UI rendering |
| On-the-fly Decryption (OTFDEC) | Decrypts Octo-SPI external memory contents in real time using AES-128/256 - enables secure boot and encrypted firmware storage |
| TrustZone + Secure Boot | Root of trust established via unique boot entry and HDP (Hide Protection Area); supports TF-M-based secure firmware upgrade |
| VBAT Domain | Retains RTC, 32×32-bit backup registers, and 2-KB backup SRAM during main power loss - enables timekeeping and state preservation |
Applications
| Smart Wearable Display | Secure Industrial HMI |
|---|---|
Use Scenario: Battery-powered smartwatch with color TFT display, capacitive touch, and biometric sensing. IC Role / Device Role / Timing Role: Main application processor managing display refresh (via LTDC+DSI), sensor fusion (via ADC/DAC/OPAMP), and secure credential storage. Use Value: 15.5 μA Stop 2 mode preserves full SRAM context between UI interactions; JPEG codec accelerates icon loading; TrustZone isolates health data. | Use Scenario: Panel-mounted human-machine interface in factory automation with encrypted firmware updates and tamper detection. IC Role / Device Role / Timing Role: Trusted control hub executing real-time PLC logic, driving 7-inch MIPI DSI display, and validating signed firmware images. Use Value: PSA Level 3 certification meets IEC 62443 requirements; OTFDEC enables encrypted external flash; active tampers detect physical intrusion attempts. |
| Edge AI Sensor Node | Medical Portable Monitor |
Use Scenario: Wireless environmental sensor node performing local FFT analysis and sending alerts via CAN FD. IC Role / Device Role / Timing Role: Low-power edge processor running CORDIC/FMAC math accelerators, sampling multi-channel analog sensors, and managing secure OTA updates. Use Value: 2.05 μA Stop 3 mode extends battery life to >5 years; dual 14-bit ADCs capture synchronized vibration/temperature data; AES coprocessor signs telemetry payloads. | Use Scenario: Portable patient monitor with ECG front-end, OLED display, and HIPAA-compliant data logging. IC Role / Device Role / Timing Role: Medical-grade signal processor handling analog acquisition (ADC4 autonomous in Stop 2), JPEG compression of waveform snapshots, and secure data export. Use Value: 12-bit DAC and op-amps condition analog ECG path; NIST SP800-90B TRNG generates cryptographic keys; 96-bit UID enables device-level audit trail. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power secure MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32U575ZIT6 | Same U5G series core, but 1-MB flash, 784-KB SRAM, no JPEG codec or Neo-Chrom VG; TFBGA169 package | Suitable for non-graphical secure IoT nodes where display acceleration is unnecessary | Select when graphical features are omitted and smaller memory footprint suffices |
| STM32H7A3ZIT6 | Cortex-M7 @ 280 MHz, 2-MB flash, 1-MB SRAM, no TrustZone or PSA certification; lacks LPBAM, JPEG, or DSI | Better raw compute for motor control or vision preprocessing, but higher power and no built-in security cert | Choose only if performance outweighs security/low-power requirements and external security co-processor is acceptable |
Compared with STM32U575ZIT6, the STM32U5G7VJT6 adds JPEG codec, Neo-Chrom VG, and 3× more flash/SRAM - critical for rich GUIs; versus STM32H7A3ZIT6, it trades peak speed for certified security, sub-μA low-power states, and integrated graphics - making it optimal for battery-powered trusted displays.
Availability
STM32U5G7VJT6 is available at Aetrix Electronics and suitable for smart wearables, secure industrial HMIs, edge AI sensor nodes, and portable medical monitors requiring stable component supply across long-life product cycles.
Supply support for STM32U5G7VJT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs with strong focus on energy efficiency and security.
The STM32U5 series is ST's flagship ultra-low-power MCU line targeting secure, battery-operated edge devices with advanced graphics and cryptography - built on 40 nm UTBB FD-SOI process for inherent radiation tolerance and leakage reduction.
FAQ
What is the maximum operating frequency and supported voltage range for STM32U5G7VJT6?
The STM32U5G7VJT6 operates at up to 160 MHz using its Arm Cortex-M33 core. It supports a single-supply voltage range of 1.71 V to 3.6 V across VDD, with separate VDDA (analog) and VDDIO2 (I/O) rails allowing mixed-voltage operation down to 1.08 V for select pins. This range enables direct interfacing with diverse sensors and peripherals while maintaining ultra-low-power operation.
Does STM32U5G7VJT6 support hardware-accelerated graphics rendering?
Yes - it integrates three complementary graphics accelerators: Neo-Chrom VG (GPU2D) for vector graphics and texture mapping, Chrom-ART (DMA2D) for bitmap composition, and Chrom-GRC (GFXMMU) for memory optimization. These work with the LTDC and dual-lane MIPI DSI controller to drive high-resolution displays with minimal CPU load and deterministic frame timing.
How does the security architecture of STM32U5G7VJT6 meet industrial certification requirements?
The device is certified to PSA Level 3 and SESIP3 Assurance Target standards. It implements Arm TrustZone for hardware-enforced secure/non-secure world separation, includes a Root Secure Services (RSS) engine for secure boot, supports on-the-fly external memory decryption (OTFDEC), and provides DPA-resistant AES/PKA accelerators - fulfilling requirements for secure firmware installation, runtime integrity, and cryptographic key protection in industrial deployments.
What low-power modes are available and what is the lowest achievable current draw?
Five low-power modes are supported: Shutdown (150 nA), Standby (195 nA), Standby with RTC (480 nA), Stop 3 (2.05 μA with 40-KB SRAM), and Stop 2 (15.5 μA with full 3-MB SRAM). All retain critical state and support 24 wake-up pins. The 150 nA Shutdown mode disables all clocks and regulators except VBAT domain - ideal for long-term storage or emergency wake-on-event scenarios.
STM32U5G7VJT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32U5
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- ARM® Cortex®-M33
- Core Size:
- 32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, MMC/SD/SDIO, SAI, SmartCard, SPDIF, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, CapSense, Crypto - AES, DMA, LCD, PWM, SHA, Temp Sensor, TRNG, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 3M x 8
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 3.6V
- Data Converters:
- A/D 20x12/14b SAR; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32U5G7VJT6 FAQ
1.How can I place an order for STM32U5G7VJT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32U5G7VJT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32U5G7VJT6 reliable?
The price and inventory of STM32U5G7VJT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32U5G7VJT6 is usually 5 days.
3.What payment methods are accepted for STM32U5G7VJT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32U5G7VJT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32U5G7VJT6?
STM32U5G7VJT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32U5G7VJT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32U5G7VJT6?
For technical support, including STM32U5G7VJT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32U5G7VJT6 requirements.
6.How does Aetrix verify that STM32U5G7VJT6 is sourced from the original manufacturer or authorized distributors?
All STM32U5G7VJT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32U5G7VJT6 meets industry standards.
7.What is the process for return or replacement of STM32U5G7VJT6?
All STM32U5G7VJT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32U5G7VJT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32U5G7VJT6 part is unused and in its original packaging.
Return procedure for STM32U5G7VJT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32U5G7VJT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

