STMicroelectronics STM32WB55REV6
- Part No.:
- STM32WB55REV6
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 68-VFQFN Exposed Pad
- Datasheet:
-
STM32WB55REV6.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 68VFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:662
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WB55REV6 from STMicroelectronics is a dual-core 32-bit wireless MCU integrating an Arm® Cortex®-M4 with FPU (64 MHz) and a dedicated Cortex®-M0+ radio controller, supporting Bluetooth® 5.4 and IEEE 802.15.4 PHY/MAC (Thread 1.3/Zigbee® 3.0), with -96 dBm BLE RX sensitivity, +6 dBm programmable TX power, and ultra-low-power operation down to 13 nA in shutdown mode. It targets secure, battery-powered IoT edge nodes requiring concurrent application processing and certified RF stack execution.
For engineers reviewing the STM32WB55REV6 datasheet, STM32WB55REV6 pinout, STM32WB55REV6 application, or STM32WB55REV6 equivalent, key selection criteria include dual-CPU isolation for real-time radio coexistence, integrated SMPS with bypass mode, hardware AES-256 and PKA acceleration, OTA update support via BLE/802.15.4, and compliance with ETSI EN 300 328, FCC Part 15, and ARIB STD-T66.
Technical Context
The device implements a tightly coupled dual-CPU architecture: the Cortex-M4 executes application firmware while the Cortex-M0+ handles time-critical radio protocol stack tasks via IPCC interprocessor messaging and hardware semaphores-enabling deterministic BLE/802.15.4 timing without CPU contention. Both cores share access to 256 KB SRAM (64 KB with parity) and 1 MB flash with PCROP sector protection.
RF subsystem includes a fully integrated 2.4 GHz transceiver with on-die balun, RSSI-based closed-loop TX power control, GATT caching, EATT, and advertising extensions. It supports external PA drive and companion IPD matching filters (e.g., MLPF-WB55-02E3), and complies with global regulatory requirements through embedded calibration and configurable TX/RX timing margins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Cores | Dual-core: Arm Cortex-M4 @ 64 MHz (FPU, ART Accelerator) + Cortex-M0+ @ 32 MHz (dedicated radio layer) |
| Wireless Protocols | Bluetooth 5.4 (LE only), IEEE 802.15.4-2011 PHY/MAC - enabling Thread 1.3 and Zigbee 3.0 stacks |
| RF Sensitivity | -96 dBm @ 1 Mbps BLE; -100 dBm @ 802.15.4 - ensures robust link budget in noisy 2.4 GHz environments |
| TX Output Power | Programmable from -20 to +6 dBm in 1 dB steps - enables precise range/power trade-off tuning |
| Ultra-Low-Power Modes | 13 nA shutdown; 600 nA standby + RTC + 32 KB RAM; 2.1 µA stop + RTC + 256 KB RAM |
| Security Features | 3× AES-256 engines, HW PKA (RSA/ECC/DH), TRNG, 96-bit unique ID, PCROP flash protection |
| Memory | 1 MB flash (sector-protected), 256 KB SRAM (64 KB with parity), 1 KB OTP, Quad-SPI XIP interface |
Pinout & Package
STM32WB55REV6 is packaged in a 129-ball UFBGA (0.5 mm pitch, 7 × 7 mm body), optimized for compact RF layout with dedicated RFIO, VDDRF, and VSSRF pins routed to minimize coupling. The package supports 72 fast I/Os (70 × 5 V-tolerant) and integrates dedicated antenna switch control (ANT_SW) and RF matching network pads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RFIO | RF Transceiver I/O | Differential 2.4 GHz RF port - connects directly to balun or external PA; requires 50 Ω impedance control |
| VDDRF / VSSRF | RF Power Supply / Ground | Isolated analog rail for RF section - must be decoupled separately from digital VDD to prevent noise injection |
| ANT_SW | Antenna Switch Control | GPIO-driven signal enabling internal antenna diversity or external switch control per RF state |
| OSC_IN / OSC_OUT | 32 MHz Crystal Interface | High-precision clock source for RF and CPU timing - integrated trimming capacitors eliminate external caps |
| LSE_IN / LSE_OUT | 32 kHz RTC Crystal | Low-power oscillator input/output - enables calendar RTC operation during Stop/Standby modes |
Key Features
| Feature | Design Value |
|---|---|
| Dual-CPU Radio Isolation | Hardware IPCC + semaphores ensure zero-latency, deterministic BLE/802.15.4 stack execution independent of M4 application load |
| Integrated RF Front-End | Built-in balun reduces BOM count by 3–4 passive components and improves RF repeatability across PCB variants |
| SMPS with Intelligent Bypass | Embedded step-down converter achieves >85% efficiency at 10–200 mA; auto-bypasses to LDO below 5 mA for lowest quiescent current |
| Secure Firmware Installation (SFI) | Hardware-enforced authentication flow for OTA updates - prevents unauthorized radio stack modification |
| Hardware Crypto Acceleration | Dedicated AES-256, PKA, and TRNG enable full TLS 1.3 handshake in < 120 ms without CPU overhead |
Applications
| Smart Home Sensor Node | Industrial Wireless Gateway |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor transmitting data every 5 minutes via BLE to smartphone or via Thread to home hub. IC Role / Device Role / Timing Role: Dual-core MCU executing sensor fusion algorithm on M4 while M0+ autonomously manages BLE advertising, connection, and GATT caching without waking M4. Use Value: 10-year battery life enabled by 600 nA standby mode + RTC + 32 KB RAM retention and sub-μA BLE advertising current. |
Use Scenario: Edge gateway aggregating Modbus RTU data from legacy PLCs and forwarding via Thread or BLE mesh to cloud infrastructure. IC Role / Device Role / Timing Role: M4 runs Linux-compatible RTOS and protocol translation; M0+ concurrently hosts Thread Border Router stack with 6LoWPAN compression and secure join process. Use Value: Deterministic sub-15 ms Thread packet forwarding latency achieved via hardware semaphore-controlled IPC and dedicated M0+ interrupt priority. |
| Medical Wearable Monitor | Asset Tracking Tag |
Use Scenario: Chest-worn ECG patch performing real-time QRS detection and streaming encrypted waveform via BLE to clinical tablet. IC Role / Device Role / Timing Role: M4 executes DSP-based arrhythmia detection; M0+ handles BLE encryption (AES-256), EATT, and low-jitter connection interval management. Use Value: HIPAA-compliant data path ensured by on-chip AES engines, secure boot, and isolated memory regions preventing stack overflow attacks. |
Use Scenario: GPS-denied indoor asset tag using BLE AoA/AoD or 802.15.4-based TDoA for centimeter-level location tracking in warehouses. IC Role / Device Role / Timing Role: M0+ performs precise timestamping of RF packets using dedicated radio timer; M4 fuses RSSI, phase, and inertial data for position calculation. Use Value: ±15 cm positioning accuracy enabled by hardware-synchronized RF timestamps and 2 Mbps BLE/802.15.4 PHY support. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core wireless MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Nordic nRF52840 | Single-core ARM Cortex-M4F @ 64 MHz; no dedicated radio CPU - BLE/802.15.4 stack runs on same core with RTOS scheduling | Limited deterministic timing for concurrent high-throughput BLE + 802.15.4; no hardware PKA or SMPS | Prefer when cost sensitivity outweighs need for guaranteed radio real-time performance and ultra-low-power extended sleep. |
| TI CC2652R | Arm Cortex-M4F @ 48 MHz + dedicated Sensor Controller (not M0+); supports BLE 5.0 and IEEE 802.15.4 but not Thread 1.3 or Zigbee 3.0 out-of-box | Requires vendor-specific SDK for multi-protocol operation; lacks integrated SMPS and hardware AES-256 acceleration | Prefer when leveraging TI's SimpleLink SDK ecosystem and existing RF design experience with CC26xx family. |
Compared with nRF52840 and CC2652R, STM32WB55REV6 uniquely delivers certified dual-CPU isolation for simultaneous BLE/802.15.4 operation, integrated SMPS for sub-μA system-level power, and hardware-accelerated PKA for fast ECC-based device provisioning - making it optimal for production-grade, long-life, multi-protocol IoT endpoints requiring regulatory compliance and security certification.
Availability
STM32WB55REV6 is available at Aetrix Electronics and suitable for smart home sensor nodes, industrial wireless gateways, medical wearables, and asset tracking tags requiring stable component supply, long-term lifecycle assurance, and full regulatory compliance documentation.
Supply support for STM32WB55REV6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM32WB series is ST's purpose-built wireless MCU product line targeting secure, ultra-low-power, multi-protocol IoT endpoints - combining dual-core processing, certified RF stacks, and hardware security to accelerate time-to-certification for global deployments.
FAQ
What wireless certifications does STM32WB55REV6 support out-of-the-box?
STM32WB55REV6 supports pre-certified Bluetooth 5.4 and IEEE 802.15.4 PHY/MAC layers compliant with ETSI EN 300 328 (Europe), FCC CFR47 Part 15 (USA), and ARIB STD-T66 (Japan). Full module-level certifications (e.g., FCC ID, CE RED) require board-level validation, but the chip-level RF characteristics and regulatory test modes are built into ROM firmware and documented in AN5289.
Does STM32WB55REV6 require external RF matching components?
No - STM32WB55REV6 integrates a balun and supports direct connection to a 50 Ω antenna or chip antenna. For optimized performance, ST recommends companion IPD filters like MLPF-WB55-02E3, but discrete matching is optional. The RFIO pin is designed for single-ended 50 Ω routing, eliminating need for external balun or matching networks in most compact designs.
How is secure boot and firmware update implemented?
Secure boot uses immutable ROM code that validates signed application images in flash using ECDSA-P256 before execution. OTA updates leverage Secure Firmware Installation (SFI), where the M0+ radio core authenticates and decrypts incoming BLE/802.15.4 packets using hardware AES-256 and PKA, then writes verified payloads to protected flash sectors under PCROP lock.
Can STM32WB55REV6 operate without an external crystal?
Yes - the 32 MHz HSE oscillator includes integrated trimming capacitors, eliminating external load capacitors. However, an external 32 MHz crystal is still required for RF timing accuracy and BLE/802.15.4 compliance. The internal 16 MHz RC oscillator (±1%) can serve as system clock fallback but does not meet radio timing specifications.
STM32WB55REV6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STM32WB
- Package/Case:
- 68-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4, Bluetooth
- Protocol:
- Bluetooth v5.3, Thread, Zigbee®
- Modulation:
- GFSK
- Frequency:
- 2.405GHz ~ 2.48GHz
- Data Rate (Max):
- 2Mbps
- Power - Output:
- 6dBm
- Sensitivity:
- -100dBm
- Memory Size:
- 512kB Flash, 256kB SRAM
- Serial Interfaces:
- ADC, I2C, SPI, UART, USART, USB
- GPIO:
- 49
- Voltage - Supply:
- 1.71V ~ 3.6V
- Current - Receiving:
- 4.5mA ~ 7.9mA
- Current - Transmitting:
- 5.2mA ~ 12.7mA
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 68-VFQFPN (8x8)
STM32WB55REV6 FAQ
1.How can I place an order for STM32WB55REV6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WB55REV6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WB55REV6 reliable?
The price and inventory of STM32WB55REV6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WB55REV6 is usually 5 days.
3.What payment methods are accepted for STM32WB55REV6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WB55REV6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WB55REV6?
STM32WB55REV6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WB55REV6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WB55REV6?
For technical support, including STM32WB55REV6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WB55REV6 requirements.
6.How does Aetrix verify that STM32WB55REV6 is sourced from the original manufacturer or authorized distributors?
All STM32WB55REV6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WB55REV6 meets industry standards.
7.What is the process for return or replacement of STM32WB55REV6?
All STM32WB55REV6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32WB55REV6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WB55REV6 part is unused and in its original packaging.
Return procedure for STM32WB55REV6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WB55REV6 Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
