STMicroelectronics STM32WL33C8V6
- Part No.:
- STM32WL33C8V6
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
STM32WL33C8V6.pdf
- Description:
- VFQFPN 6X6X0.9 48L PITCH 0.4
- Quantity:
- Payment:

- Shipping:

Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL33C8V6 from STMicroelectronics is an ultra-low-power, multiprotocol sub-1 GHz wireless system-on-chip integrating an Arm® Cortex®-M0+ 32-bit MCU (64 MHz max), 256-Kbyte flash, 32-Kbyte SRAM, and a fully configurable RF transceiver supporting 2(G)FSK/4(G)FSK/ASK/OOK/D-BPSK across 159–958 MHz bands. It delivers +20 dBm TX power, -132 dBm RX sensitivity at 300 bit/s (433 MHz OOK), and operates from 1.7–3.6 V in -40°C to +105°C for battery-powered LPWAN endpoints.
For engineers reviewing the STM32WL33C8V6 datasheet, STM32WL33C8V6 pinout, STM32WL33C8V6 application, or STM32WL33C8V6 equivalent, key selection criteria include sub-GHz modulation flexibility (including DSSS and I/Q access), autonomous LPAWUR wake-up capability (-54 dBm sensitivity, 4 µA), integrated SMPS with dynamic bypass, and hardware AES-128/TRNG security - all in a VFQFPN48 (6 × 6 mm) package.
Technical Context
The STM32WL33C8V6 implements a tightly coupled dual-domain architecture: the Cortex-M0+ core manages application logic and protocol stacks while the dedicated RF subsystem handles autonomous radio sequencing (sniff mode, frequency hopping, listen-before-talk) via hardware state machine. Its AHB bus matrix enables concurrent CPU, DMA, and radio access to memory and peripherals without arbitration stalls.
RF operation leverages a low-IF receiver with AGC and complex filtering for high linearity and blocker rejection, plus direct-modulation TX with polar control and programmable ramp-up. The LPAWUR operates on a separate always-on power domain with Manchester-encoded OOK frame detection (40-bit sync + 8-bit 0x99 sync + 56-bit payload + 16-bit CRC), enabling wake-up from Deepstop mode with 4 µA quiescent current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 32-bit, up to 64 MHz - enables real-time protocol stack execution and sensor fusion in single-chip LPWAN nodes. |
| Memory | 256-Kbyte flash / 32-Kbyte SRAM (dual-bank, full retention) / 1-Kbyte OTP - supports secure firmware updates and persistent device configuration storage. |
| RF Bands | 159–185 MHz, 413–479 MHz, 826–958 MHz - covers global ISM/SRD bands including 433 MHz (EU), 868 MHz (EU), and 915 MHz (US). |
| TX Power | Programmable up to +20 dBm (TX+TXHP mode) - achieves >10 km range in open-field LoRa-like deployments with external matching. |
| RX Sensitivity | -132 dBm @ 300 bit/s (433 MHz OOK), -128 dBm @ 300 bit/s (868 MHz 2(G)FSK) - enables reliable reception in weak-signal industrial environments. |
| Ultra-Low Power | 14 nA Shutdown, 960 nA Deepstop, 4 µA LPAWUR active - extends 10-year battery life in metering and sensor applications. |
| Security | AES-128 co-processor + 16-bit TRNG + secure bootloader with SWD disable - meets ETSI EN 303 645 and IEC 62443-3-3 requirements for secure boot and key generation. |
Pinout & Package
VFQFPN48 (6 × 6 mm, 0.4 mm pitch) package with wettable flanks, ECOPACK2 compliant. All 32 GPIOs support retention and multiple alternate functions including radio control, wakeup, and peripheral mapping.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO | Main digital supply | 1.7–3.6 V input; powers core, peripherals, and I/O banks - requires local decoupling per ST AN5212 guidelines. |
| VDDRF, VDDPA | RF analog supply | Dedicated 1.7–3.6 V rail for RF front-end and PA - isolated routing prevents digital noise coupling into sensitive RX path. |
| RFIO | Single-pin RF transceiver interface | Integrated balun-compatible pin for direct connection to antenna or external filter - supports both TX and RX via internal switch. |
| PA10 / PB14 | TX_SEQUENCE output | Active-high signal indicating ongoing transmission - used to drive external antenna switches or PA enable circuits. |
| PA8 / PA11 | RX_SEQUENCE output | Active-high signal indicating active receive window - synchronizes external LNA bias or interference mitigation logic. |
| OSC_IN / OSC_OUT | HSE crystal oscillator terminals | 48 MHz crystal connection with integrated trimming capacitors - eliminates external load caps and improves startup reliability. |
| LSE_IN / LSE_OUT | LSE crystal terminals | 32.768 kHz crystal for RTC and LPAWUR timing - enables precise wake-up scheduling and calendar-based data reporting. |
Key Features
| Feature | Design Value |
|---|---|
| Fully autonomous radio sequencer | Hardware-implemented state machine for sniff mode, frequency hopping, and LBT - offloads CPU, reduces firmware complexity, and guarantees deterministic timing. |
| I/Q data access in RX mode | Direct digital baseband I/Q samples accessible via DMA - enables custom demodulation (e.g., proprietary narrowband protocols) without external DSP. |
| Dynamic SMPS bypass (BOF) | Runtime switching between SMPS and LDO regulation - improves RX sensitivity by eliminating SMPS switching noise during critical receive windows. |
| LC sensor controller | Dedicated hardware block for rotary-wheel flow metering - measures resonance frequency shift of LC tank without CPU intervention, reducing active time by >90%. |
| Secure UART bootloader | Factory-programmed ROM bootloader with configurable read/write protection and SWD disable - prevents unauthorized firmware extraction or reprogramming in field-deployed devices. |
Applications
| Asset Tracking | Wireless Sensors |
|---|---|
Use Scenario: GPS-denied indoor/outdoor pallet or container monitoring with periodic location reporting via private 868 MHz mesh. IC Role / Device Role / Timing Role: Single-chip LPWAN node handling GNSS assist data parsing, BLE beacon scanning, and sub-GHz uplink using W-MBUS-compliant 2(G)FSK. Use Value: 12-year coin-cell lifetime enabled by 960 nA Deepstop and autonomous LPAWUR-triggered wake-up on motion or geofence breach. | Use Scenario: Battery-powered temperature/humidity/pressure sensor in HVAC ducts with 15-minute reporting over 915 MHz. IC Role / Device Role / Timing Role: Integrated ADC, comparator, and RF transceiver perform analog acquisition, threshold alerting, and encrypted 4(G)FSK transmission without external components. Use Value: Eliminates external signal conditioning and RF front-end BOM - reduces bill-of-materials by 37% versus discrete MCU + transceiver solution. |
| Industrial Monitoring | Smart Home Alarms |
Use Scenario: Predictive maintenance node on rotating machinery measuring vibration via piezo sensor and FFT analysis. IC Role / Device Role / Timing Role: Cortex-M0+ executes real-time FFT on ADC samples; radio transmits spectral features using Sigfox-compliant 100 bps OOK to cloud gateway. Use Value: On-device feature extraction cuts airtime by 8× versus raw waveform streaming - extends network capacity and reduces gateway cost. | Use Scenario: Door/window contact sensor with tamper detection and encrypted alarm reporting via KNX-RF 868 MHz. IC Role / Device Role / Timing Role: LPAWUR listens continuously for proprietary wake-up frame; MCU wakes only to verify contact state and transmit AES-encrypted event packet. Use Value: 15-year CR2032 battery life achieved through 4 µA always-on wake-up receiver and zero-CPU polling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz wireless SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32WLE5JC | Higher integration: includes LoRa® modem, 512-Kbyte flash, 256-Kbyte SRAM, and USB 2.0 OTG - no LPAWUR or LC sensor controller. | Better suited for LoRaWAN gateways or dual-mode (LoRa + FSK) end-nodes requiring larger code space and host connectivity. | Select when LoRa protocol compliance is mandatory and extended memory is needed; avoid if LPAWUR or ultra-low-power wake-up is primary requirement. |
| CC1352P7RGER | TI SimpleLink™ dual-band (sub-1 GHz + 2.4 GHz), 352-Kbyte flash, 80-Kbyte RAM - lacks integrated SMPS bypass and hardware AES acceleration. | Preferred for multi-protocol IoT hubs needing concurrent BLE + IEEE 802.15.4g operation, but requires external crypto IC for secure boot. | Choose for 2.4 GHz coexistence needs; reject if certified ETSI/FCC sub-GHz-only deployment or hardware-accelerated security is required. |
Compared with STM32WLE5JC and CC1352P7RGER, the STM32WL33C8V6 uniquely balances ultra-low-power autonomy (LPAWUR, Deepstop), RF flexibility (DSSS, I/Q access), and embedded security (AES-128 + TRNG) in a cost-optimized 256-Kbyte flash footprint - making it optimal for high-volume, battery-constrained LPWAN sensors where protocol agility matters more than LoRa certification or 2.4 GHz support.
Availability
STM32WL33C8V6 is available at Aetrix Electronics and suitable for asset tracking, industrial monitoring, and smart home alarm systems requiring stable component supply, long-term lifecycle assurance, and full traceability for ISO 13485 and IATF 16949 production programs.
Supply support for STM32WL33C8V6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and RF solutions for industrial, automotive, and consumer markets.
The STM32WL33xx product line targets ultra-low-power LPWAN endpoints requiring multiprotocol sub-GHz radio, secure firmware execution, and autonomous peripheral operation - optimized for battery life, regulatory compliance (ETSI/FCC/ARIB), and minimal external BOM.
FAQ
What is the maximum output power and supported modulation schemes for STM32WL33C8V6?
The STM32WL33C8V6 supports programmable TX power up to +20 dBm in TX+TXHP mode and implements 2(G)FSK, 4(G)FSK, OOK, ASK, D-BPSK, and DSSS modulation schemes. It also provides I/Q data access in RX mode and polar TX control, enabling custom waveforms. Air data rates range from 0.1 kbit/s to 600 kbit/s depending on modulation and bandwidth configuration.
Does STM32WL33C8V6 support hardware encryption and secure boot?
Yes. The device integrates a dedicated AES-128 co-processor and a 16-bit true random number generator (TRNG). It features a factory-programmed secure bootloader that supports write protection of debug interfaces (SWD disable) and configurable read-out protection for flash and OTP memory - meeting foundational requirements for IEC 62443-3-3 and PSA Level 1 certification.
How does the LPAWUR (Low-Power Autonomous Wake-Up Receiver) operate and what is its sensitivity?
The LPAWUR is a dedicated always-on OOK receiver operating independently of the main MCU, consuming only 4 µA in autonomous mode. It detects Manchester-encoded frames (40-bit sync + 0x99 sync + 56-bit payload + 16-bit CRC) with -54 dBm sensitivity and triggers full SoC wake-up from Deepstop mode. It uses the internal 32 kHz LSI or external LSE clock and requires no CPU involvement during listening.
What power management features enable ultra-low power operation in STM32WL33C8V6?
The device integrates a programmable SMPS step-down converter (1.2–2.4 V output), dynamic SMPS bypass (BOF) for noise-sensitive RX, and three ultra-low-power modes: Shutdown (14 nA), Deepstop (960 nA), and LPAWUR-active (4 µA). Radio-specific optimizations include 4 mA RX current, 8 mA TX at +10 dBm, and hardware sequencer-driven low-duty-cycle operation - collectively enabling >10-year battery life in metering applications.
STM32WL33C8V6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STM32WL33xx
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- KNX, LPWAN, Sigfox, Zigbee®
- Modulation:
- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, ASK, DBPSK, DSSS, OOK
- Frequency:
- 413MHz ~ 479MHz, 826MHz ~ 958MHz
- Data Rate (Max):
- 600kbps
- Power - Output:
- 20dBm
- Sensitivity:
- -132dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- GPIO, I2C, I2S, IrDA, JTAG, PCM, PWM, SPI, UART, USART
- GPIO:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Current - Receiving:
- 4mA
- Current - Transmitting:
- 10mA ~ 80mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-VFQFPN (6x6)
STM32WL33C8V6 FAQ
1.How can I place an order for STM32WL33C8V6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL33C8V6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL33C8V6 reliable?
The price and inventory of STM32WL33C8V6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL33C8V6 is usually 5 days.
3.What payment methods are accepted for STM32WL33C8V6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL33C8V6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL33C8V6?
STM32WL33C8V6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL33C8V6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL33C8V6?
For technical support, including STM32WL33C8V6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL33C8V6 requirements.
6.How does Aetrix verify that STM32WL33C8V6 is sourced from the original manufacturer or authorized distributors?
All STM32WL33C8V6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL33C8V6 meets industry standards.
7.What is the process for return or replacement of STM32WL33C8V6?
All STM32WL33C8V6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL33C8V6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL33C8V6 part is unused and in its original packaging.
Return procedure for STM32WL33C8V6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL33C8V6 Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
