STMicroelectronics STM32WL33CBV7TR
- Part No.:
- STM32WL33CBV7TR
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
STM32WL33CBV7TR.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 48VFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:4,018
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL33CBV7TR from STMicroelectronics is an ultra-low-power, multiprotocol sub-1 GHz wireless system-on-chip integrating an Arm® Cortex®-M0+ core (64 MHz), 256-Kbyte flash, 32-Kbyte SRAM, and a fully configurable RF transceiver supporting 2(G)FSK/4(G)FSK/OOK/ASK/D-BPSK modulation across 159–958 MHz bands. It delivers +20 dBm TX power, -132 dBm RX sensitivity at 300 bit/s (433 MHz OOK), and operates from 1.7–3.6 V in -40°C to +105°C for battery-powered LPWAN edge nodes.
For engineers reviewing the STM32WL33CBV7TR datasheet, STM32WL33CBV7TR pinout, STM32WL33CBV7TR application, or STM32WL33CBV7TR equivalent, this device supports certified global deployments (ETSI EN 300 220, FCC Part 15/90, ARIB STD-T67), autonomous wakeup radio (LPAWUR, -54 dBm, 4 µA), SMPS-based power optimization, and secure boot with AES-128/TRNG - critical for asset tracking, remote metering, and industrial sensor networks.
Technical Context
The STM32WL33CBV7TR implements a tightly coupled dual-domain architecture: a Cortex-M0+ MCU subsystem (AHB/APB buses, 2×16-bit timers, RTC, AES-128, 12-bit ADC @ 1 MSPS) co-integrated with a dedicated sub-GHz RF subsystem (MR_SUBG digital IP + RFSUBG analog front-end). The RF path uses low-IF RX and direct-modulation TX with programmable gain control, I/Q data access, and hardware sequencer-driven autonomous modes (Sniff, Frequency Hopping, Listen Before Talk).
Its power architecture combines an integrated SMPS (1.2–2.4 V output, 4–8 MHz clocked) with static/dynamic bypass-on-the-fly (BOF) modes, enabling <1.3 mA WFI current and 14 nA shutdown. The LPAWUR block operates independently on 32 kHz clock (LSI or LSE), decoding Manchester-encoded OOK frames (40-bit sync + 8-bit 0x99 sync + 56-bit payload + 16-bit CRC) to wake the full SoC from Deepstop mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 64 MHz max - enables real-time protocol stack execution and sensor fusion without external host. |
| Memory | 256-Kbyte flash / 32-Kbyte SRAM (dual-bank, full retention) - supports concurrent firmware + proprietary LPWAN stack storage. |
| RF Bands | 159–185 MHz / 413–479 MHz / 826–958 MHz - covers global ISM/SRD bands including 433, 868, and 915 MHz. |
| RX Sensitivity | -132 dBm @ 300 bit/s (433 MHz OOK) - achieves >10 km range in rural LoRa-like deployments with minimal external filtering. |
| TX Power | +20 dBm programmable (TX+TXHP mode) - drives high-efficiency PA for long-range transmission with single-stage matching. |
| Low-Power Modes | 14 nA Shutdown / 960 nA Deepstop / 4 µA LPAWUR always-on - enables >10-year battery life in periodic sensor reporting. |
| Security | AES-128 co-processor + 16-bit TRNG + SWD disable + read-out protection - meets IEC 62443-3-3 SL2 requirements for secure firmware updates. |
Pinout & Package
VFQFPN48 (6 × 6 mm, 0.4 mm pitch), RoHS-compliant ECOPACK2 package with 32 GPIOs (all retention-capable), exposed thermal pad (EP), and dedicated RF/analog isolation layout zones.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO | Digital power supply (1.7–3.6 V) | Supports single-supply operation; decoupling required per datasheet layout guidelines for RF stability. |
| VDDRF, VDDPA | RF and PA power domains | Independent biasing enables optimized noise isolation and +20 dBm output without digital supply coupling. |
| ANT, RFIO | RF transceiver interface | Differential RFIO pins connect directly to balun; ANT pin routes to antenna matching network for impedance tuning. |
| LPAWUR_IN | Wake-up radio analog input | High-impedance OOK receiver input; requires external 50 Ω termination and bandpass filter for 433/868 MHz bands. |
| PA10 / PB14 | TX_SEQUENCE (AF2) | Hardware-synchronized pulse signals enable precise timing of external T/R switch control during transmit bursts. |
| PA8 / PA11 | RX_SEQUENCE (AF2) | Asserts high during active RX window - used to gate LNA bias and synchronize external signal processing. |
| VFBSD | SMPS feedback node | Connects to external LC filter; voltage level sets SMPS output (1.2–2.4 V) via PWRC_CR5.SMPSLVL register. |
| VLXSD | SMPS bypass regulator output | Used only in dynamic BOF mode; provides programmable LDO output when SMPS is disabled for ultra-low-noise RX. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware Radio Sequencer | Enables autonomous Sniff Mode, Frequency Hopping, and Listen-Before-Talk without CPU intervention - reduces average current by >40% in duty-cycled LPWAN nodes. |
| Integrated SMPS + BOF | Dynamic bypass-on-the-fly switches to LDO during RX to eliminate SMPS switching noise - improves RX sensitivity by up to 3 dB in crowded ISM bands. |
| LPAWUR Block | Always-on OOK receiver consuming 4 µA - wakes full SoC from Deepstop in <100 µs upon detection of valid Manchester frame (0x99 sync + CRC-validated payload). |
| Multi-Protocol RF Engine | Native support for W-MBUS, Sigfox, MiMoTy, KNX-RF, IEEE 802.15.4g - eliminates need for external protocol co-processors in certified smart meter designs. |
| Secure Bootloader | SWD debug port disable + flash read-out protection + AES-128 encrypted OTA updates - prevents firmware extraction and unauthorized field reprogramming. |
Applications
| Asset Tracking | Wireless Sensors |
|---|---|
Use Scenario: GPS-denied indoor/outdoor cargo monitoring with periodic location reporting over 868 MHz. IC Role / Device Role / Timing Role: Standalone LPWAN node handling GNSS data acquisition, encryption, and adaptive airtime scheduling. Use Value: 14 nA shutdown + LPAWUR enables 7+ year battery life; +20 dBm TX ensures reliable link through metal containers and multi-wall environments. | Use Scenario: Battery-powered temperature/humidity sensors deployed in HVAC ducts with 15-minute reporting intervals. IC Role / Device Role / Timing Role: Integrated analog front-end (12-bit ADC, temp sensor, comparator) + RF transceiver eliminates external signal conditioning ICs. Use Value: Single-chip solution reduces BOM count by 3+ components; SMPS + BOF cuts average current to 1.3 mA in active sensing mode. |
| Remote Metering | Industrial Monitoring |
Use Scenario: Water/gas meter with pulse counting, battery voltage monitoring, and W-MBUS compliant transmission. IC Role / Device Role / Timing Role: Certified W-MBUS stack execution with hardware-accelerated AES encryption and tamper-detection GPIOs. Use Value: Pre-certified RF compliance (EN 13757-4) accelerates time-to-market; OTP stores meter ID and calibration constants securely. | Use Scenario: Predictive maintenance node on rotating machinery using vibration analysis via LC sensor controller. IC Role / Device Role / Timing Role: Dedicated LC sensor controller autonomously measures resonant frequency shift of coil-capacitor network without CPU load. Use Value: Enables continuous 24/7 monitoring at <5 µA average current; eliminates need for external analog front-end ASICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz wireless MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32WLE5JC | Higher RF performance (-148 dBm sensitivity), dual-core (M4 + M0+), 512 KB flash, but larger VFQFPN68 package and higher cost. | Targeted at high-throughput mesh networks requiring Bluetooth LE + sub-GHz concurrency; not pin-compatible. | Select when needing simultaneous dual-band connectivity or higher computational headroom for AI inference at edge. |
| CC1312R7 | Texas Instruments SimpleLink™ ARM Cortex-M4F, 352 KB flash, integrated RF BOM, but no embedded SMPS and limited security (AES-128 only, no TRNG). | Optimized for TI's proprietary MAC layer and SensorTag ecosystem; lacks ETSI/FCC pre-certification out-of-box. | Select for rapid prototyping with TI DevPack tools and where regulatory certification support is handled externally. |
Compared with STM32WLE5JC, the STM32WL33CBV7TR offers lower system cost and smaller footprint for single-protocol LPWAN, while the CC1312R7 trades off integrated power management and global certifications for broader toolchain flexibility.
Availability
STM32WL33CBV7TR is available at Aetrix Electronics and suitable for asset tracking, remote metering, and industrial monitoring applications requiring stable component supply, long-term lifecycle assurance, and full traceability for ISO 9001-certified production.
Supply support for STM32WL33CBV7TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors with 40+ years of industrial reliability heritage.
The STM32WL33xx series belongs to ST's ultra-low-power wireless MCU product line, engineered specifically for battery-operated LPWAN endpoints requiring global regulatory compliance, integrated security, and minimal bill-of-materials in constrained spaces.
FAQ
What RF certifications does the STM32WL33CBV7TR support out-of-the-box?
The STM32WL33CBV7TR is pre-certified for ETSI EN 300 220 (Europe), FCC Part 15/90 (USA), and ARIB STD-T67/T108 (Japan) when used with reference antenna layouts and matching networks specified in ST Application Note AN5577. No additional RF testing is required for these jurisdictions if design rules are followed precisely.
Can the LPAWUR operate independently while the main MCU is in Deepstop mode?
Yes - the LPAWUR block runs from its own always-on power domain and uses either the internal 32 kHz LSI or external 32 kHz crystal. It continuously monitors for Manchester-encoded OOK frames and triggers a full SoC wake-up within 100 µs, retaining all SRAM contents and restoring CPU context without bootloader restart.
How does the SMPS bypass-on-the-fly (BOF) improve RF receive performance?
BOF disables the SMPS and routes power through a low-noise LDO during RX, eliminating switching noise that degrades RF front-end linearity. This improves adjacent channel rejection by ≥15 dB and increases effective RX sensitivity by up to 3 dB - critical for operation in dense 868 MHz IoT deployments with multiple concurrent transmitters.
Is the STM32WL33CBV7TR compatible with existing STM32CubeMX projects?
Yes - STM32CubeMX v6.12+ fully supports the STM32WL33CBV7TR with dedicated RF initialization wizards, LPAWUR configuration GUI, and HAL drivers for all peripherals including the LC sensor controller and SMPS/BOF registers. Migration from STM32WL5x requires only minor clock tree and RF driver adjustments.
STM32WL33CBV7TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- KNX, LPWAN, Sigfox, Zigbee®
- Modulation:
- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, ASK, DBPSK, DSSS, OOK
- Frequency:
- 413MHz ~ 479MHz, 826MHz ~ 958MHz
- Data Rate (Max):
- 600kbps
- Power - Output:
- 20dBm
- Sensitivity:
- -132dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- GPIO, I2C, I2S, IrDA, JTAG, PCM, PWM, SPI, UART, USART
- GPIO:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Current - Receiving:
- 4mA
- Current - Transmitting:
- 10mA ~ 80mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-VFQFPN (6x6)
STM32WL33CBV7TR FAQ
1.How can I place an order for STM32WL33CBV7TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL33CBV7TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL33CBV7TR reliable?
The price and inventory of STM32WL33CBV7TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL33CBV7TR is usually 5 days.
3.What payment methods are accepted for STM32WL33CBV7TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL33CBV7TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL33CBV7TR?
STM32WL33CBV7TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL33CBV7TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL33CBV7TR?
For technical support, including STM32WL33CBV7TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL33CBV7TR requirements.
6.How does Aetrix verify that STM32WL33CBV7TR is sourced from the original manufacturer or authorized distributors?
All STM32WL33CBV7TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL33CBV7TR meets industry standards.
7.What is the process for return or replacement of STM32WL33CBV7TR?
All STM32WL33CBV7TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL33CBV7TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL33CBV7TR part is unused and in its original packaging.
Return procedure for STM32WL33CBV7TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL33CBV7TR Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
