STMicroelectronics STM32WL33CCV6A
- Part No.:
- STM32WL33CCV6A
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
STM32WL33CCV6A.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 48VFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL33CCV6A from STMicroelectronics is an ultra-low-power, multiprotocol sub-1 GHz wireless system-on-chip integrating an Arm® Cortex®-M0+ core (64 MHz), 256 KB flash, 32 KB SRAM, and a fully integrated RF transceiver supporting 2(G)FSK/4(G)FSK/OOK/ASK/D-BPSK modulation across 159–958 MHz bands. It delivers +20 dBm TX power, -132 dBm RX sensitivity at 300 bit/s (433 MHz OOK), and operates from 1.7–3.6 V in -40°C to +105°C for battery-powered LPWAN edge nodes.
For engineers reviewing the STM32WL33CCV6A datasheet, STM32WL33CCV6A pinout, STM32WL33CCV6A application, or STM32WL33CCV6A equivalent, this device serves as a standalone wireless application processor for certified sub-GHz protocol stacks (W-MBUS, Sigfox, Mioty, IEEE 802.15.4g), with autonomous LPAWUR wakeup, SMPS-based power optimization, and hardware AES-128 security - critical for asset tracking, remote metering, and industrial sensor deployments.
Technical Context
The STM32WL33CCV6A implements a tightly coupled dual-domain architecture: the Cortex-M0+ CPU executes application and protocol stack code from unified flash memory, while the RF subsystem operates via dedicated AHB/APB2 interconnect with autonomous sequencer control for Sniff mode, frequency hopping, and Listen-before-Talk. Its radio uses low-IF RX and direct-modulation TX with IQ data access for custom waveform development.
Power management integrates a programmable SMPS (1.2–2.4 V output), dynamic/static bypass-on-the-fly modes, and three ultra-low-power states: 14 nA Shutdown, 960 nA Deepstop, and 1.3 mA WFI with HSE active - enabling multi-year battery life. The LPAWUR OOK receiver draws only 4 µA and triggers full SoC wake-up from Deepstop using a Manchester-encoded 56-bit payload frame with CRC-16 validation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 64 MHz max - enables real-time protocol processing and deterministic interrupt latency for time-critical LPWAN packet handling. |
| Memory | 256 KB flash / 32 KB SRAM (dual-bank, full retention) - supports concurrent application code, secure bootloader, and proprietary protocol stack storage without external memory. |
| RF Bands | 159–185 MHz, 413–479 MHz, 826–958 MHz - covers global ISM/SRD bands including EU 868 MHz, US 915 MHz, and JP 920 MHz for worldwide certification compliance. |
| RX Sensitivity | -132 dBm @300 bit/s (433 MHz OOK) - achieves >10 km outdoor range in rural LPWAN deployments with minimal infrastructure dependency. |
| TX Power | +20 dBm programmable (TX+TXHP mode) - drives long-range communication through lossy environments (e.g., underground utility meters, concrete building walls). |
| Ultra-Low Power | 960 nA Deepstop current - extends coin-cell battery life beyond 10 years in intermittently reporting sensor nodes. |
| Security | AES-128 co-processor + 16-bit TRNG + SWD disable + read-out protection - meets IEC 62443-3-3 SL2 requirements for secure firmware updates and key storage. |
Pinout & Package
VFQFPN48 package (6 × 6 mm, 0.4 mm pitch), RoHS-compliant ECOPACK2, with 32 GPIOs (all retention-capable), 48-pin layout optimized for RF isolation and thermal dissipation in compact LPWAN modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO | Main digital/analog supply | Accepts 1.7–3.6 V; powers core, peripherals, and RF analog blocks; requires local decoupling per datasheet layout guidelines. |
| VFBSD | SMPS feedback output | Connects to external LC filter; output voltage programmable (1.2–2.4 V); disabled in BOF modes. |
| RFIO | Single-ended RF transceiver I/O | 50 Ω impedance-matched port for antenna connection; supports internal PA/LNA biasing and TX/RX switching via register control. |
| PA10 / PB14 | TX_SEQUENCE (AF2) | Open-drain signal indicating active transmission; used to synchronize external RF front-end switches or power amplifiers. |
| PA8 / PA11 | RX_SEQUENCE (AF2) | Open-drain signal indicating active reception; enables coexistence management with Wi-Fi/BLE radios on shared PCBs. |
| OSC_IN / OSC_OUT | HSE crystal oscillator interface | Supports 48 MHz crystal with integrated trimming capacitors; required for precise timing in frequency-hopping and TDMA protocols. |
Key Features
| Feature | Design Value |
|---|---|
| Fully autonomous RF sequencer | Hardware-managed Sniff mode, frequency hopping, and LBT reduce CPU intervention - cuts active time by >70% in duty-cycled sensor networks. |
| Low-power wakeup radio (LPAWUR) | 4 µA always-on OOK receiver with -54 dBm sensitivity - wakes full SoC from Deepstop using standardized 56-bit Manchester frame, eliminating periodic polling current. |
| Integrated SMPS with BOF | Configurable 1.2–2.4 V output + static/dynamic bypass - improves RX sensitivity by disabling switching noise during reception while maintaining TX efficiency. |
| Multi-protocol RF support | Native 2(G)FSK/4(G)FSK/OOK/ASK/D-BPSK/DSSS - enables single-hardware deployment of W-MBUS (mode N), Sigfox uplink, and proprietary narrowband protocols. |
| Hardware crypto acceleration | AES-128 engine + TRNG - performs OTA firmware decryption and message authentication in <100 µs, reducing secure boot time by 4× vs software-only implementation. |
Applications
| Asset Tracking | Wireless Sensors |
|---|---|
Use Scenario: Real-time location and condition monitoring of shipping containers across multi-modal transport (truck, rail, port). IC Role / Device Role / Timing Role: Standalone wireless node performing GPS-assisted dead reckoning, temperature/humidity logging, and encrypted LoRaWAN/W-MBUS uplink. Use Value: 10-year battery life enabled by Deepstop + LPAWUR wakeup on motion-triggered events, eliminating manual battery replacement in inaccessible locations. | Use Scenario: Battery-powered soil moisture and nitrogen sensors deployed in precision agriculture fields. IC Role / Device Role / Timing Role: Sub-GHz edge processor executing adaptive sampling, RF packet assembly, and channel-aware transmission scheduling. Use Value: -132 dBm sensitivity ensures reliable 2 km line-of-sight link to gateway under foliage attenuation, reducing gateway density by 40%. |
| Industrial Monitoring | Remote Metering |
Use Scenario: Predictive maintenance node on rotating machinery measuring vibration, temperature, and acoustic emissions. IC Role / Device Role / Timing Role: Real-time FFT analysis and anomaly detection using on-chip ADC (1 MSPS) and Cortex-M0+ DSP extensions. Use Value: Integrated LC sensor controller enables direct rotary flow meter interfacing without external ASIC, cutting BOM cost by $0.85/unit. | Use Scenario: Smart water/gas meter with tamper detection, pressure logging, and bi-directional W-MBUS communication. IC Role / Device Role / Timing Role: Certified W-MBUS mode N/T stack execution with hardware AES encryption and secure OTA update capability. Use Value: +20 dBm TX power penetrates metal meter casings and underground vaults, achieving >99.5% daily read success rate in dense urban deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz wireless MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SX1280 + STM32L4 | Discrete RF + MCU solution; no integrated LPAWUR or SMPS; higher BOM count and PCB area. | Lacks single-chip certification path; requires separate ETSI/FCC testing for RF + host combo. | Select when legacy RF IP reuse or non-standard modulation (e.g., chirp spread spectrum) is required. |
| CC1352P7 | Arm Cortex-M4F + dual-band (sub-1 GHz + 2.4 GHz); 256 KB flash but only 32 KB RAM; no integrated SMPS. | Supports BLE + sub-GHz coexistence but lacks W-MBUS certification stack and -132 dBm sensitivity. | Select for hybrid IoT gateways needing concurrent BLE provisioning and LPWAN backhaul. |
Compared with SX1280+STM32L4 and CC1352P7, the STM32WL33CCV6A provides certified single-die integration, best-in-class RX sensitivity, and lowest Deepstop current - making it optimal for cost-sensitive, battery-constrained LPWAN endpoints requiring regulatory compliance out-of-box.
Availability
STM32WL33CCV6A is available at Aetrix Electronics and suitable for asset tracking, remote metering, and industrial monitoring applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for ISO 9001-certified production.
Supply support for STM32WL33CCV6A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, power devices, and MEMS sensors for industrial, automotive, and consumer markets.
The STM32WL33xx product line targets certified, battery-operated LPWAN endpoints - integrating RF, MCU, security, and ultra-low-power management into a single die to eliminate RF design complexity and accelerate time-to-certification.
FAQ
What certifications does the STM32WL33CCV6A support out-of-the-box?
The STM32WL33CCV6A is pre-certified for ETSI EN 300 220 (Europe), FCC Part 15/90 (USA), and ARIB STD-T67/T108 (Japan). Its integrated RF subsystem meets Category 1 emission limits and adjacent-channel selectivity requirements without additional filtering, enabling rapid regional product approval when used per reference design layout guidelines.
How does the LPAWUR differ from standard RF wakeup functionality?
The LPAWUR is a dedicated, always-on analog OOK receiver drawing only 4 µA, operating independently of the main RF transceiver. It uses a fixed Manchester-encoded 56-bit frame with CRC-16 validation to trigger full SoC wake-up from Deepstop mode - unlike generic GPIO wakeup, it eliminates false triggers from ambient RF noise and enables event-driven operation without periodic current spikes.
Can the STM32WL33CCV6A support both W-MBUS and Sigfox on the same hardware?
Yes - the STM32WL33CCV6A's programmable RF front-end and flexible modulation support (2(G)FSK, OOK, D-BPSK) allow concurrent W-MBUS Mode N/T and Sigfox uplink firmware deployment. ST provides certified protocol stacks for both, and the single flash memory accommodates dual-stack storage with hardware AES-128 protecting each stack's keys and configuration.
What is the role of the SMPS bypass-on-the-fly (BOF) feature in RF performance?
The BOF feature disables the SMPS during RF reception by routing power through a low-noise LDO (dynamic mode) or directly from battery (static mode), eliminating switching noise that degrades RX sensitivity. This enables -132 dBm sensitivity to be achieved consistently - a 4–6 dB improvement over SMPS-on operation - critical for weak-signal urban or indoor deployments.
STM32WL33CCV6A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4, General ISM < 1GHz
- Protocol:
- KNX, LPWAN, Sigfox, Zigbee®
- Modulation:
- 2-FSK, 4-FSK, 2-GFSK, 4-GFSK, ASK, DBPSK, DSSS, FSK, GFSK, OOK
- Frequency:
- 413MHz ~ 479MHz, 826MHz ~ 958MHz
- Data Rate (Max):
- 1.05Mbps
- Power - Output:
- 20dBm
- Sensitivity:
- -132dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- GPIO, I2C, I2S, IrDA, JTAG, PCM, PWM, SPI, UART, USART
- GPIO:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Current - Receiving:
- 4mA
- Current - Transmitting:
- 10mA ~ 80mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-VFQFPN (6x6)
STM32WL33CCV6A FAQ
1.How can I place an order for STM32WL33CCV6A through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL33CCV6A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL33CCV6A reliable?
The price and inventory of STM32WL33CCV6A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL33CCV6A is usually 5 days.
3.What payment methods are accepted for STM32WL33CCV6A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL33CCV6A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL33CCV6A?
STM32WL33CCV6A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL33CCV6A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL33CCV6A?
For technical support, including STM32WL33CCV6A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL33CCV6A requirements.
6.How does Aetrix verify that STM32WL33CCV6A is sourced from the original manufacturer or authorized distributors?
All STM32WL33CCV6A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL33CCV6A meets industry standards.
7.What is the process for return or replacement of STM32WL33CCV6A?
All STM32WL33CCV6A units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL33CCV6A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL33CCV6A part is unused and in its original packaging.
Return procedure for STM32WL33CCV6A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL33CCV6A Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
