STMicroelectronics STM32WL33CCV6TR
- Part No.:
- STM32WL33CCV6TR
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
STM32WL33CCV6TR.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 48VFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:1,222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL33CCV6TR from STMicroelectronics is an ultra-low-power, multiprotocol sub-1 GHz wireless system-on-chip integrating an Arm® Cortex®-M0+ core (64 MHz), 256 KB flash, 32 KB SRAM, and a fully configurable RF transceiver supporting 2(G)FSK/4(G)FSK/ASK/OOK/D-BPSK modulation across 159–958 MHz bands. It delivers +20 dBm TX power, -132 dBm RX sensitivity at 300 bit/s (433 MHz OOK), and features a low-power autonomous wakeup receiver (LPAWUR) with -54 dBm sensitivity for battery-operated LPWAN endpoints in smart metering and industrial sensor networks.
For engineers reviewing the STM32WL33CCV6TR datasheet, STM32WL33CCV6TR pinout, STM32WL33CCV6TR application, or STM32WL33CCV6TR equivalent, key selection criteria include certified sub-GHz radio compliance (ETSI EN 300 220, FCC Part 15/90, ARIB STD-T67), dual-power supply architecture (SMPS + BOF), hardware sequencer for autonomous radio operations (Sniff/FHSS/LBT), and integrated security (AES-128, TRNG, secure bootloader).
Technical Context
The STM32WL33CCV6TR implements a tightly coupled SoC architecture where the Cortex-M0+ core shares memory and peripherals with a dedicated sub-GHz RF subsystem via a multilayer AHB bus matrix. Its RF front-end uses a low-IF RX architecture with AGC and direct-modulation TX, enabling simultaneous high sensitivity (-132 dBm) and robust adjacent-channel rejection per ETSI CAT1.
Radio operation is managed by a fully configurable hardware sequencer supporting autonomous modes including Sniff, Frequency Hopping, Low Duty Cycle, and Listen-Before-Talk - all decoupled from CPU intervention. The LPAWUR operates independently in Deepstop mode using Manchester-encoded OOK frames (40-bit sync + 8-bit 0x99 frame sync + 56-bit payload + 16-bit CRC) with 4 µA current draw.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 64 MHz max - enables real-time protocol stack execution with deterministic interrupt latency for time-critical LPWAN packet handling. |
| Flash / SRAM | 256 KB flash / 32 KB SRAM (dual-bank) - supports concurrent firmware update and active radio operation without memory contention. |
| RF Frequency Bands | 159–185 MHz / 413–479 MHz / 826–958 MHz - covers global ISM/SRD bands including 433 MHz (EU), 868 MHz (EU), 915 MHz (US), and 920 MHz (JP) with single-hardware design. |
| TX Power & RX Sensitivity | +20 dBm max TX / -132 dBm @300 bit/s (433 MHz OOK) - achieves >10 km outdoor range in rural LPWAN deployments with minimal external PA components. |
| Power Modes | 14 nA Shutdown / 960 nA Deepstop / 4 mA RX / 78 mA TX@+20 dBm - enables 10+ year battery life in coin-cell-powered endpoint nodes. |
| Security | AES-128 co-processor + 16-bit TRNG + SWD disable + read-out protection - meets IEC 62443-3-3 SL2 requirements for secure over-the-air firmware updates. |
| Modulation Support | 2(G)FSK, 4(G)FSK, OOK, ASK, D-BPSK, DSSS - allows native implementation of W-MBUS, Sigfox, MiWi, KNX-RF, and IEEE 802.15.4g without external RF ICs. |
Pinout & Package
STM32WL33CCV6TR is housed in a VFQFPN48 package (6 × 6 mm, 0.4 mm pitch), RoHS-compliant and ECOPACK2-certified. The package supports up to 32 GPIOs with full retention capability, enabling flexible peripheral routing while maintaining ultra-low leakage in Deepstop mode.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO | Digital power supply | 1.7–3.6 V input; powers digital logic, GPIOs, and SMPS regulator control circuitry. |
| VFBSD | SMPS feedback output | Regulated SMPS output (1.2–2.4 V); requires external LC filter for stable DC-DC conversion. |
| RFIO | RF transceiver antenna interface | Differential RF port (50 Ω matched); supports internal PA and T/R switch control for single-antenna operation. |
| LPAWUR_IN | Wake-up radio analog input | High-impedance OOK receiver input; connects directly to antenna matching network for always-on listening. |
| PA10 / PB14 | TX_SEQUENCE (AF2) | Hardware signal indicating active TX state; used to trigger external antenna switch or PA enable timing. |
| PA8 / PA11 | RX_SEQUENCE (AF2) | Hardware signal indicating active RX state; synchronizes external LNA bias or interference mitigation circuits. |
Key Features
| Feature | Design Value |
|---|---|
| Fully autonomous radio sequencer | Enables Sniff, FHSS, LBT, and Low Duty Cycle modes without CPU wake-up - reduces average current by >90% in periodic sensing applications. |
| Integrated SMPS + BOF | Configurable 1.2–2.4 V SMPS output with static/dynamic bypass-on-the-fly - improves RX sensitivity by 3–5 dB when disabling switching noise during reception. |
| Hardware-accelerated crypto | AES-128 engine + TRNG + secure boot - accelerates encrypted OTA updates by 8× vs software-only implementation, reducing airtime and power. |
| Multi-band sub-GHz transceiver | Single die supports 159–958 MHz with programmable channel filters - eliminates need for band-specific BOM variants in global product SKUs. |
| Low-power wakeup radio (LPAWUR) | 4 µA always-on OOK receiver with 56-bit configurable payload - wakes full SoC from Deepstop in <100 µs upon detection of valid Manchester frame. |
Applications
| Asset Tracking | Wireless Sensors |
|---|---|
|
Use Scenario: Real-time location tracking of high-value logistics containers across multi-country transport corridors. IC Role / Device Role / Timing Role: Sub-GHz SoC managing GPS-assisted location reporting, motion-triggered wake-up, and encrypted payload transmission. Use Value: 15-year battery life enabled by 14 nA shutdown mode and LPAWUR-triggered event reporting - eliminates field maintenance costs. |
Use Scenario: Battery-powered temperature/humidity sensors deployed in HVAC ducts and industrial enclosures. IC Role / Device Role / Timing Role: Wireless node executing local sensor fusion, adaptive sampling, and scheduled LoRaWAN/W-MBUS uplink bursts. Use Value: Dual-band RF support (433/868 MHz) ensures regulatory compliance across EU and APAC markets with identical PCB design. |
| Smart Home Alarms | Remote Metering |
|
Use Scenario: Wireless smoke/CO detectors communicating alarm events to gateway with guaranteed delivery and tamper detection. IC Role / Device Role / Timing Role: Secure endpoint running AES-encrypted payload generation, watchdog-monitored RF transmission, and fast LPAWUR wake-up on sensor trigger. Use Value: Hardware TRNG and write-protection prevent firmware cloning or replay attacks - meets EN 50131 Grade 2 certification requirements. |
Use Scenario: Ultrasonic water/gas meters transmitting consumption data hourly via certified W-MBUS mode S/T. IC Role / Device Role / Timing Role: Integrated LC sensor controller driving piezoelectric transducers, ADC sampling flow signals, and RF transmission of calibrated pulse counts. Use Value: On-die LC controller eliminates external analog front-end IC - reduces BOM cost by $0.32 and board area by 22 mm². |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz wireless MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SX1280 + STM32L0 | Discrete RF transceiver + separate ultra-low-power MCU - lacks integrated sequencer, SMPS, and LPAWUR. | Requires external RF matching, clock distribution, and power management ICs - increases layout complexity and bill-of-materials count. | Select when legacy RF stack reuse or custom PHY layer development is required beyond standard LPWAN protocols. |
| CC1312R7 | Arm Cortex-M4F core, 352 KB flash, TI 168–928 MHz RF - no LPAWUR, lower TX power (+14 dBm), different security model (AES-128 only). | TI-RTOS ecosystem dependency and proprietary RF abstraction layer - limits portability of open-source LPWAN stacks like RIOT-OS or Zephyr. | Select for TI SimpleLink ecosystem integration or when higher computational throughput (DSP instructions) is needed for edge analytics. |
Compared with SX1280+STM32L0 and CC1312R7, the STM32WL33CCV6TR provides tighter hardware-software co-design for certified LPWAN deployment - integrating radio sequencing, SMPS/BOF, and LPAWUR into a single die to reduce system-level power, size, and certification effort.
Availability
STM32WL33CCV6TR is available at Aetrix Electronics and suitable for asset tracking, remote metering, and industrial monitoring applications requiring stable component supply, long-term lifecycle assurance, and global regulatory compliance (ETSI/FCC/ARIB).
Supply support for STM32WL33CCV6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, MEMS, and power devices for industrial, automotive, and consumer markets.
The STM32WL33xx series is part of ST's ultra-low-power wireless MCU product line, engineered specifically for battery-operated LPWAN endpoints requiring global sub-GHz radio certification, hardware-accelerated security, and multi-year operational lifetime.
FAQ
What frequency bands does the STM32WL33CCV6TR support, and how are they configured?
The STM32WL33CCV6TR supports three licensed-free sub-GHz bands: 159–185 MHz, 413–479 MHz, and 826–958 MHz. Band selection is configured via register-controlled channel filters and RF front-end tuning parameters in the MR_SUBG digital IP block. No external hardware changes are required - all bands operate from the same RFIO pin using internal programmable matching and gain settings.
Does the STM32WL33CCV6TR require an external crystal for LPAWUR operation?
No - the LPAWUR can operate using either the internal 32 kHz LSI oscillator or an external 32 kHz crystal. When using the LSI, factory-trimmed calibration ensures ±5% accuracy, sufficient for wake-up frame detection. For applications requiring precise Manchester timing (e.g., synchronized multi-node wake-up), an external crystal is recommended to achieve ±20 ppm stability.
How does the SMPS bypass-on-the-fly (BOF) feature improve RF performance?
The BOF feature disables the SMPS switching regulator during critical RF receive windows and routes power through a low-noise LDO instead. This eliminates switching noise coupling into the RF front-end, improving RX sensitivity by 3–5 dB and enabling reliable demodulation in high-interference environments - verified in ETSI EN 300 220 conformance testing.
Can the STM32WL33CCV6TR run standardized LPWAN protocols out of the box?
Yes - ST provides certified protocol stacks for W-MBUS (mode S/T/R), Sigfox, and LoRa (via third-party partners). The hardware supports all required modulation schemes (2/4-GFSK, OOK, D-BPSK) and timing constraints. Stack integration is validated on STM32CubeWL middleware, with pre-certified binaries available for ETSI/FCC/ARIB regulatory approval.
STM32WL33CCV6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- KNX, LPWAN, Sigfox, Zigbee®
- Modulation:
- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, ASK, DBPSK, DSSS, OOK
- Frequency:
- 413MHz ~ 479MHz, 826MHz ~ 958MHz
- Data Rate (Max):
- 600kbps
- Power - Output:
- 20dBm
- Sensitivity:
- -132dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- GPIO, I2C, I2S, IrDA, JTAG, PCM, PWM, SPI, UART, USART
- GPIO:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Current - Receiving:
- 4mA
- Current - Transmitting:
- 10mA ~ 80mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-VFQFPN (6x6)
STM32WL33CCV6TR FAQ
1.How can I place an order for STM32WL33CCV6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL33CCV6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL33CCV6TR reliable?
The price and inventory of STM32WL33CCV6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL33CCV6TR is usually 5 days.
3.What payment methods are accepted for STM32WL33CCV6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL33CCV6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL33CCV6TR?
STM32WL33CCV6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL33CCV6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL33CCV6TR?
For technical support, including STM32WL33CCV6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL33CCV6TR requirements.
6.How does Aetrix verify that STM32WL33CCV6TR is sourced from the original manufacturer or authorized distributors?
All STM32WL33CCV6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL33CCV6TR meets industry standards.
7.What is the process for return or replacement of STM32WL33CCV6TR?
All STM32WL33CCV6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL33CCV6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL33CCV6TR part is unused and in its original packaging.
Return procedure for STM32WL33CCV6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL33CCV6TR Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
