STMicroelectronics STM32WL33K8V6
- Part No.:
- STM32WL33K8V6
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
STM32WL33K8V6.pdf
- Description:
- VFQFPN 5X5X1.0 32L PITCH 0.5
- Quantity:
- Payment:

- Shipping:

Inventory:3,135
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL33K8V6 from STMicroelectronics is an ultra-low-power, multiprotocol sub-1 GHz wireless system-on-chip integrating an Arm® Cortex®-M0+ core (64 MHz), 64 KB flash, 16 KB SRAM, and a fully integrated RF transceiver supporting 2(G)FSK/4(G)FSK/OOK/ASK/D-BPSK modulation across 159–958 MHz bands. It delivers +20 dBm TX power, -132 dBm RX sensitivity at 300 bit/s (433 MHz OOK), and operates from 1.7–3.6 V in -40°C to +105°C for battery-powered LPWAN edge nodes.
For engineers reviewing the STM32WL33K8V6 datasheet, STM32WL33K8V6 pinout, STM32WL33K8V6 application, or STM32WL33K8V6 equivalent, this device serves as a standalone wireless application processor for certified sub-GHz protocols including W-MBUS, Sigfox, MiWi, and IEEE 802.15.4g - with autonomous radio sequencing, LPAWUR wakeup, and SMPS-based power optimization critical for multi-year sensor deployments.
Technical Context
The STM32WL33K8V6 implements a tightly coupled dual-domain architecture: the Cortex-M0+ CPU executes application and protocol stack code from unified flash memory while the dedicated RF subsystem (MR_SUBG + RFSUBG IPs) handles real-time radio operations via hardware sequencer-driven modes (Sniff, Frequency Hopping, Listen-Before-Talk). The AHB bus matrix enables concurrent access between CPU, DMA, and radio peripherals without arbitration stalls.
Its RF front-end uses low-IF RX architecture with programmable AGC and direct-modulation TX with three output power topologies (TX/TXHP/TX+TXHP), enabling precise trade-offs between range (+20 dBm), sensitivity (-132 dBm @ 300 bit/s), and current draw (4 mA RX / 78 mA TX@+20 dBm). The LPAWUR block operates autonomously on 32 kHz clocking with 4 µA always-on current and -54 dBm OOK sensitivity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 64 MHz max - delivers deterministic real-time execution for time-critical protocol stacks and sensor fusion. |
| Memory | 64 KB flash / 16 KB SRAM / 1 KB OTP - sufficient for dual-stack W-MBUS + application firmware with secure boot and field-upgrade capability. |
| RF Bands | 159–185 MHz / 413–479 MHz / 826–958 MHz - covers global ISM/SRD bands including EU 863–870 MHz and US 902–928 MHz. |
| Modulation Support | 2(G)FSK, 4(G)FSK, OOK, ASK, D-BPSK, DSSS - enables interoperability with legacy and proprietary LPWAN protocols without external RF ICs. |
| Power Modes | 14 nA Shutdown / 960 nA Deepstop / 1.3 mA WFI - extends battery life to >10 years in periodic wake-up sensor applications. |
| Regulatory Compliance | ETSI EN 300 220 Cat.1 / FCC Part 15 & 90 / ARIB STD-T67 & T108 - eliminates need for external certification testing in target regions. |
| Supply Range | 1.7–3.6 V - supports direct connection to single-cell Li-SOCl₂, Li-MnO₂, or alkaline batteries without external regulators. |
Pinout & Package
VFQFPN48 (6 × 6 mm, 0.4 mm pitch) package with 32 GPIOs, all supporting retention in Deepstop mode. Pin functions include dual-purpose RF I/O (ANT, RFIO), dedicated wakeup inputs (LPAWUR_IN), and configurable radio event signals (TX_SEQUENCE, RX_SEQUENCE).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO | Power supply domains | Separate analog/digital/IO rails enable noise isolation for RF and ADC operation; VDDIO supports 1.7–3.6 V logic compatibility. |
| ANT, RFIO | RF transceiver interface | Differential RF port for direct antenna connection; supports internal PA matching and external balun options per band. |
| PA10 / PB14 | TX_SEQUENCE (AF2) | Hardware-synchronized active-high pulse during TX - used to trigger external antenna switches or PA enable timing. |
| PA8 / PA11 | RX_SEQUENCE (AF2) | Hardware-synchronized active-high pulse during RX - enables coexistence management with BLE/Wi-Fi radios on same PCB. |
| LPAWUR_IN | Wake-up radio input | Dedicated analog input for OOK frame detection; operates independently of main CPU clock and power domain. |
| OSC_IN / OSC_OUT | HSE crystal oscillator | 48 MHz precision clock source with integrated trimming capacitors - eliminates external load caps and improves EMI robustness. |
Key Features
| Feature | Design Value |
|---|---|
| Fully autonomous radio sequencer | Hardware state machine manages Sniff mode, frequency hopping, and LBT without CPU intervention - reduces average current by >40% in duty-cycled sensors. |
| Integrated SMPS with BOF | Programmable 1.2–2.4 V output + bypass-on-the-fly (static/dynamic) - enables dynamic switching between high-efficiency SMPS (TX) and ultra-low-noise LDO (RX) for optimal SNR. |
| Low-power wakeup receiver (LPAWUR) | 4 µA always-on current, -54 dBm OOK sensitivity, Manchester-decoded 56-bit payload - wakes full SoC from Deepstop in <100 µs upon valid frame match. |
| Secure boot & AES-128 | SWD disable + write-protection on bootloader + 16-bit TRNG - prevents unauthorized firmware update and enables encrypted over-the-air (OTA) updates. |
| Multi-protocol RF engine | Single silicon supports W-MBUS Mode N/S/T, Sigfox uplink, MiWi, and custom PHYs via I/Q data access - eliminates need for multiple discrete RF solutions. |
Applications
| Asset Tracking | Wireless Sensors |
|---|---|
|
Use Scenario: GPS-denied indoor/outdoor pallet or container monitoring with periodic location reporting. IC Role / Device Role / Timing Role: Standalone LPWAN node handling GNSS-assisted dead reckoning, RF transmission, and ultra-low-power sleep scheduling. Use Value: 10+ year battery life enabled by 960 nA Deepstop mode and autonomous LPAWUR-triggered wake-up for event-driven reporting. |
Use Scenario: Battery-powered temperature/humidity/pressure sensing in HVAC ducts or industrial enclosures. IC Role / Device Role / Timing Role: Integrated signal acquisition (12-bit ADC, temp sensor), protocol stack execution, and sub-GHz transmission. Use Value: Single-chip solution eliminates external transceiver and MCU, reducing BOM cost by 35% and PCB area by 40% vs. discrete designs. |
| Smart Home Alarms | Remote Metering |
|
Use Scenario: Wireless smoke/CO detector with self-test and tamper alerts transmitted to gateway every 24 hours. IC Role / Device Role / Timing Role: Safety-critical sensor interface, secure OTA update handler, and ETSI-compliant 868 MHz transmitter. Use Value: Certified compliance with EN 300 220 Cat.1 ensures regulatory acceptance without redesign for EU market deployment. |
Use Scenario: Ultrasonic water/gas meter with flow calculation, leak detection, and daily consumption upload via W-MBUS. IC Role / Device Role / Timing Role: LC sensor controller for rotary-wheel flow measurement, W-MBUS Mode S/T stack, and 16 KB SRAM for burst data buffering. Use Value: On-chip LC sensing eliminates external ASIC; 256 KB flash option (in family) supports future firmware expansion for AI-based anomaly detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz wireless microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SX1280 + STM32L0 | Discrete RF + ultra-low-power MCU - requires external RF matching, separate clock sources, and complex PCB layout. | Lacks integrated LPAWUR, hardware sequencer, and SMPS - increases design cycle time and validation effort for LPWAN certification. | Choose when legacy RF IP reuse or non-standard frequency bands (e.g., 2.4 GHz) are required beyond STM32WL33xx's sub-1 GHz scope. |
| CC1312R7 | Texas Instruments SimpleLink™ SoC with Arm Cortex-M4F, 352 KB flash, and 80 KB RAM - higher performance but larger footprint and no OOK support. | Optimized for TI's proprietary MAC layer and Thread/Zigbee - limited native W-MBUS or Sigfox stack support without third-party licensing. | Prefer for applications needing Bluetooth LE coexistence or higher compute throughput, accepting larger size and higher BOM cost. |
Compared with SX1280+STM32L0 and CC1312R7, the STM32WL33K8V6 provides the only single-die solution with certified sub-GHz RF, autonomous wakeup, and integrated SMPS - delivering fastest time-to-certification and lowest total system power for battery-operated LPWAN endpoints.
Availability
STM32WL33K8V6 is available at Aetrix Electronics and suitable for asset tracking, wireless sensors, and remote metering requiring stable component supply across industrial, utility, and smart building programs.
Supply support for STM32WL33K8V6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32WL33xx product line targets certified, battery-powered LPWAN edge nodes - integrating RF, MCU, security, and power management into one die to eliminate external RF components and accelerate time-to-market for global IoT deployments.
FAQ
What is the maximum output power and corresponding current draw for STM32WL33K8V6?
The STM32WL33K8V6 supports up to +20 dBm TX output power in TX+TXHP mode, drawing 78 mA from VDD at 3.3 V. At +10 dBm (standard TX mode), current draw drops to 8 mA. This scalable power architecture allows designers to optimize range versus battery life without changing hardware.
Does STM32WL33K8V6 support W-MBUS Mode N, S, and T out of the box?
Yes - the integrated RF subsystem and hardware sequencer natively support W-MBUS Mode N (100 kbit/s FSK), Mode S (up to 32.7 kbit/s), and Mode T (1.2 kbit/s OOK) with pre-validated timing and modulation parameters. ST provides certified middleware libraries compliant with EN 13757-4.
How does the LPAWUR differ from standard RF wakeup receivers in terms of latency and power?
The LPAWUR achieves <100 µs wake-up latency from Deepstop mode with only 4 µA continuous current draw. Unlike generic GPIO-based wake-up, it decodes Manchester-encoded OOK frames autonomously using dedicated analog/digital circuitry - eliminating false triggers from ambient RF noise.
Can STM32WL33K8V6 operate without the internal SMPS?
Yes - the device supports four power configurations: SMPS_ON, No SMPS (external regulator), STATIC BYPASS ON THE FLY (direct VDD connection), and DYNAMIC BYPASS ON THE FLY (internal LDO). All modes maintain full RF and MCU functionality, with SMPS disabled and current-limited switching active.
STM32WL33K8V6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STM32WL33xx
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- KNX, LPWAN, Sigfox, Zigbee®
- Modulation:
- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, ASK, DBPSK, DSSS, OOK
- Frequency:
- 413MHz ~ 479MHz, 826MHz ~ 958MHz
- Data Rate (Max):
- 600kbps
- Power - Output:
- 20dBm
- Sensitivity:
- -132dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- GPIO, I2C, I2S, IrDA, JTAG, PCM, PWM, SPI, UART, USART
- GPIO:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Current - Receiving:
- 4mA
- Current - Transmitting:
- 10mA ~ 80mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-VFQFPN (5x5)
STM32WL33K8V6 FAQ
1.How can I place an order for STM32WL33K8V6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL33K8V6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL33K8V6 reliable?
The price and inventory of STM32WL33K8V6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL33K8V6 is usually 5 days.
3.What payment methods are accepted for STM32WL33K8V6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL33K8V6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL33K8V6?
STM32WL33K8V6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL33K8V6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL33K8V6?
For technical support, including STM32WL33K8V6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL33K8V6 requirements.
6.How does Aetrix verify that STM32WL33K8V6 is sourced from the original manufacturer or authorized distributors?
All STM32WL33K8V6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL33K8V6 meets industry standards.
7.What is the process for return or replacement of STM32WL33K8V6?
All STM32WL33K8V6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL33K8V6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL33K8V6 part is unused and in its original packaging.
Return procedure for STM32WL33K8V6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL33K8V6 Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
