STMicroelectronics STM32WL33K8V6TR
- Part No.:
- STM32WL33K8V6TR
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
STM32WL33K8V6TR.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 32VFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:1,526
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL33K8V6TR from STMicroelectronics is an ultra-low-power, multiprotocol sub-1 GHz wireless system-on-chip integrating an Arm® Cortex®-M0+ core (64 MHz), 64 KB flash, 16 KB SRAM, and a fully integrated RF transceiver supporting 2(G)FSK/4(G)FSK/OOK/ASK/D-BPSK modulation across 159–958 MHz bands with +20 dBm TX power and -132 dBm RX sensitivity at 300 bit/s (433 MHz OOK). It targets battery-powered LPWAN edge nodes in industrial metering and asset tracking.
For engineers reviewing the STM32WL33K8V6TR datasheet, STM32WL33K8V6TR pinout, STM32WL33K8V6TR application, or STM32WL33K8V6TR equivalent, key selection criteria include its dual-domain power architecture (14 nA Shutdown / 4 µA LPAWUR), integrated SMPS with bypass-on-the-fly, 12-bit ADC (1 MSPS), LC sensor controller for flow metering, and hardware AES-128/TRNG for secure over-the-air updates.
Technical Context
The STM32WL33K8V6TR implements a tightly coupled SoC architecture where the Cortex-M0+ core shares memory and peripherals with a dedicated sub-GHz radio subsystem via a multilayer AHB bus matrix. It supports autonomous radio sequencing (Sniff mode, Listen-before-talk) and integrates a separate low-power wakeup receiver (LPAWUR) with Manchester-encoded OOK frame detection (40-bit sync + 8-bit 0x99 sync + 56-bit payload).
Its RF front-end uses direct modulation in TX and low-IF I/Q architecture in RX, enabling polar TX control and IQ data access for custom protocol implementation. The device complies with ETSI EN 300 220 Cat.1, FCC Part 15/90, and ARIB STD-T67/T108, and supports standardized stacks including W-MBUS, Sigfox, MiOTY, and IEEE 802.15.4g.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 64 MHz max - enables real-time protocol stack execution with deterministic interrupt latency. |
| Memory | 64 KB flash / 16 KB SRAM / 1 KB OTP - sufficient for dual-stack LPWAN firmware (e.g., W-MBUS + application logic) with secure user data storage. |
| RF Bands | 159–185 MHz / 413–479 MHz / 826–958 MHz - covers global ISM/SRD bands including EU 868 MHz and US 915 MHz without external filters. |
| RX Sensitivity | -132 dBm @ 300 bit/s (433 MHz OOK) - achieves >10 km range in rural LoRa-like deployments with minimal external amplification. |
| TX Power | +20 dBm programmable - supports long-range point-to-multipoint networks compliant with ETSI Class 1 emission limits. |
| Power Modes | 14 nA Shutdown / 960 nA Deepstop / 4 µA LPAWUR - enables >10-year battery life in wake-on-radio sensor nodes. |
| Analog Peripherals | 12-bit ADC (1 MSPS, 8 SE/4 diff), LC sensor controller, 6-bit DAC - enables direct interface to ultrasonic flow meters and analog sensors without external signal chain. |
Pinout & Package
VFQFPN48 (6 × 6 mm, 0.4 mm pitch) package with wettable flanks; 32 GPIOs (all with retention), including dedicated RF antenna switch control pins (PA10/PB14 for TX_SEQUENCE, PA8/PA11 for RX_SEQUENCE) and LPAWUR input (PB0).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA10 / PB14 | TX_SEQUENCE (AF2) | Asserts high during RF transmit - used to drive external SPDT antenna switch for T/R isolation. |
| PA8 / PA11 | RX_SEQUENCE (AF2) | Asserts high during RF receive - synchronizes external LNA enable or clock gating for power savings. |
| PB0 | LPAWUR_IN | Dedicated input for wake-up radio event - triggers full SoC wake from Deepstop with <10 µs latency. |
| VFBSD | SMPS Feedback Output | Regulated output node (1.2–2.4 V) for digital core supply - configurable via PWRC_CR5.SMPSLVL[3:0]. |
| VLXSD | SMPS Bypass Control | Enables dynamic/static bypass-on-the-fly - disables SMPS and routes VDDSD through internal LDO or switch for improved RX SNR. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Sub-GHz Transceiver | Single-die RF + MCU eliminates external transceiver BOM and layout complexity while maintaining ETSI/FCC certification integrity. |
| Hardware Sequencer for Autonomous Radio | Enables Sniff mode, frequency hopping, and LBT without CPU intervention - reduces active time by >95% in duty-cycled sensor nodes. |
| Low-Power Autonomous Wakeup Receiver (LPAWUR) | 4 µA always-on OOK receiver with fixed-frame detection - wakes SoC from Deepstop using proprietary beacon without compromising battery life. |
| SMPS with Bypass-on-the-Fly (BOF) | Switches between high-efficiency SMPS (TX) and ultra-low-noise LDO (RX) dynamically - improves RX sensitivity by 3–5 dB in interference-prone environments. |
| LC Sensor Controller | Dedicated hardware block for rotary-wheel flow metering - measures rotation period and direction autonomously, freeing CPU for protocol processing. |
Applications
| Asset Tracking | Wireless Sensors |
|---|---|
|
Use Scenario: GPS-denied indoor/outdoor pallet or container monitoring with periodic location reporting via private LPWAN. IC Role / Device Role / Timing Role: Standalone wireless node managing GNSS-assisted dead reckoning, RF transmission scheduling, and secure OTA firmware validation. Use Value: 14 nA Shutdown + LPAWUR enables multi-year operation on CR2477 coin cell; integrated AES-128 prevents unauthorized firmware injection during remote updates. |
Use Scenario: Battery-powered temperature/humidity/pressure sensing in HVAC ducts or industrial enclosures with 10-year deployment target. IC Role / Device Role / Timing Role: Sensor hub aggregating analog inputs (ADC), conditioning signals (comparator/DAC), and transmitting encrypted telemetry via W-MBUS stack. Use Value: 12-bit ADC with 1 MSPS sampling captures transient thermal events; SMPS BOF mode ensures clean power during high-SNR RX windows. |
| Industrial Monitoring | Smart Home Alarms |
|
Use Scenario: Wireless vibration and current monitoring on rotating machinery with predictive maintenance alerts via private gateway. IC Role / Device Role / Timing Role: Edge processor executing FFT-based anomaly detection, RF packetization, and adaptive duty cycling based on event severity. Use Value: LC sensor controller interfaces directly to piezoelectric vibration sensors; +20 dBm TX ensures reliable link through metal enclosures and EMI-heavy factory floors. |
Use Scenario: Door/window contact and smoke detector nodes communicating to central hub using certified KNX-RF or proprietary mesh protocol. IC Role / Device Role / Timing Role: Secure endpoint enforcing read-out protection on sensor calibration data and implementing AES-encrypted payload encryption per frame. Use Value: Hardware TRNG seeds session keys for each transmission; 1.7–3.6 V operating range accommodates aging alkaline batteries down to 1.8 V without brownout reset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz wireless SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SX1262 + STM32L4 | Discrete transceiver + MCU requires external RF matching, separate power domains, and additional PCB area. | Lacks integrated LPAWUR and hardware sequencer - increases firmware complexity for autonomous radio operations. | Preferred when legacy design reuse or specific RF parameter tuning (e.g., custom filter roll-off) is required. |
| CC1312R | Arm Cortex-M4F core, 352 KB flash, but only +14 dBm TX and no SMPS BOF - higher RX noise floor in dense RF environments. | TI's SimpleLink SDK provides mature BLE/Sub-1GHz dual-mode support, but lacks native W-MBUS or KNX-RF certification stacks. | Chosen for BLE + Sub-1GHz coexistence designs where M4F DSP capability outweighs power efficiency trade-offs. |
Compared with SX1262+STM32L4 and CC1312R, the STM32WL33K8V6TR delivers superior integration density, lower system-level BOM cost, and certified LPWAN stack readiness - making it optimal for volume-deployed utility and industrial metering nodes requiring 10+ year field life.
Availability
STM32WL33K8V6TR is available at Aetrix Electronics and suitable for asset tracking, wireless sensors, and industrial monitoring requiring stable component supply across automotive-grade temperature ranges (-40 °C to +105 °C) and long-term production continuity.
Supply support for STM32WL33K8V6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, and analog/mixed-signal ICs for industrial, automotive, and IoT markets.
The STM32WL33xx series is part of ST's ultra-low-power wireless MCU product line, designed specifically for battery-operated LPWAN endpoints needing certified sub-GHz connectivity, cryptographic security, and sensor fusion without external components.
FAQ
What is the maximum certified TX output power and corresponding frequency band?
The STM32WL33K8V6TR achieves +20 dBm TX power in the 826–958 MHz band under ETSI EN 300 220 Category 1 compliance, verified with integrated PA and matching network per ST reference design AN5527. This output level is maintained across all supported bands (159–185 MHz, 413–479 MHz, 826–958 MHz) with appropriate register configuration and external BOM selection.
How does the LPAWUR differ from standard RTC wake-up in terms of power and latency?
LPAWUR operates continuously at 4 µA with <10 µs wake latency from Deepstop mode, whereas RTC wake-up requires CPU initialization and consumes >100 µA during wake sequence. LPAWUR uses a dedicated analog OOK front-end and fixed Manchester frame decoder, eliminating software overhead and enabling true "instant-on" response to proprietary beacons without compromising battery life.
Can the SMPS be disabled while retaining full functionality in all operating modes?
Yes - SMPS can be fully bypassed via Static or Dynamic Bypass-on-the-Fly (BOF) modes. In Static BOF, VFBSD connects directly to VDDSD (max 40 mA), limiting TX to +14 dBm; in Dynamic BOF, an internal LDO supplies VFBSD at programmable voltage (1.2–2.4 V), preserving +20 dBm TX capability while improving RX SNR by reducing switching noise coupling into RF analog sections.
Which standardized wireless protocols are pre-certified and supported out-of-the-box?
ST provides qualified middleware stacks for W-MBUS (EN 13757-4), Sigfox RC1/RC2, MiOTY, KNX-RF (KNX Association certified), and IEEE 802.15.4g (including SUN FSK/O-QPSK PHY), all validated on STM32WL33K8V6TR hardware per DS14221 Rev 6 and AN5527. No external RF certification testing is required for these protocols when using ST's reference layouts and BOM.
STM32WL33K8V6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- KNX, LPWAN, Sigfox, Zigbee®
- Modulation:
- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, ASK, DBPSK, DSSS, OOK
- Frequency:
- 413MHz ~ 479MHz, 826MHz ~ 958MHz
- Data Rate (Max):
- 600kbps
- Power - Output:
- 20dBm
- Sensitivity:
- -132dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- GPIO, I2C, I2S, IrDA, JTAG, PCM, PWM, SPI, UART, USART
- GPIO:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Current - Receiving:
- 4mA
- Current - Transmitting:
- 10mA ~ 80mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-VFQFPN (5x5)
STM32WL33K8V6TR FAQ
1.How can I place an order for STM32WL33K8V6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL33K8V6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL33K8V6TR reliable?
The price and inventory of STM32WL33K8V6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL33K8V6TR is usually 5 days.
3.What payment methods are accepted for STM32WL33K8V6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL33K8V6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL33K8V6TR?
STM32WL33K8V6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL33K8V6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL33K8V6TR?
For technical support, including STM32WL33K8V6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL33K8V6TR requirements.
6.How does Aetrix verify that STM32WL33K8V6TR is sourced from the original manufacturer or authorized distributors?
All STM32WL33K8V6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL33K8V6TR meets industry standards.
7.What is the process for return or replacement of STM32WL33K8V6TR?
All STM32WL33K8V6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL33K8V6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL33K8V6TR part is unused and in its original packaging.
Return procedure for STM32WL33K8V6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL33K8V6TR Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
