STMicroelectronics STM32WL33KBV6
- Part No.:
- STM32WL33KBV6
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
STM32WL33KBV6.pdf
- Description:
- VFQFPN 5X5X1.0 32L PITCH 0.5
- Quantity:
- Payment:

- Shipping:

Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL33KBV6 from STMicroelectronics is an ultra-low-power, multiprotocol sub-1 GHz wireless system-on-chip integrating an Arm® Cortex®-M0+ 32-bit MCU (64 MHz max), 256-Kbyte flash, 32-Kbyte SRAM, and a fully configurable RF transceiver supporting 2(G)FSK/4(G)FSK/ASK/OOK/D-BPSK across 159–958 MHz bands. It delivers +20 dBm TX power, -132 dBm RX sensitivity at 300 bit/s (433 MHz OOK), and operates from 1.7–3.6 V in -40°C to +105°C for battery-powered LPWAN endpoints.
For engineers reviewing the STM32WL33KBV6 datasheet, STM32WL33KBV6 pinout, STM32WL33KBV6 application, or STM32WL33KBV6 equivalent, key selection criteria include certified sub-GHz radio compliance (ETSI EN 300 220, FCC Part 15/90), autonomous LPAWUR wake-up capability (-54 dBm sensitivity, 4 µA), integrated SMPS with dynamic bypass, and hardware AES-128/TRNG security - all in a VFQFPN32 (5 × 5 mm) package.
Technical Context
The STM32WL33KBV6 implements a tightly coupled dual-domain architecture: the Cortex-M0+ core manages application logic and protocol stacks while the dedicated RF subsystem handles autonomous radio sequencing (Sniff, Frequency Hopping, Listen-Before-Talk) via hardware state machine. Its AHB/APB bus matrix enables concurrent access between CPU, DMA, and radio peripherals without arbitration delay.
Radio operation leverages a low-IF RX architecture with AGC, I/Q data access, and polar TX control - enabling custom modulation schemes. The LPAWUR block operates independently in Deepstop mode using Manchester-encoded OOK frames (40-bit sync + 8-bit 0x99 sync + 56-bit payload + 16-bit CRC), requiring only a 32 kHz clock source (LSI or LSE).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M0+, 32-bit, up to 64 MHz - enables real-time protocol stack execution with <1.3 mA active current in WFI mode. |
| Memory | 256-Kbyte flash / 32-Kbyte SRAM (dual-bank, full retention) / 1-Kbyte OTP - supports secure firmware updates and persistent sensor calibration data. |
| RF Bands | 159–185 MHz, 413–479 MHz, 826–958 MHz - covers global ISM/SRD bands including 433 MHz (EU), 868 MHz (EU), 915 MHz (US), and ARIB T67/T108 (JP). |
| TX Power | Programmable up to +20 dBm (TX+TXHP mode) - achieves >10 km range in open-field LoRa-like deployments with external matching network. |
| RX Sensitivity | -132 dBm @ 300 bit/s (433 MHz OOK), -128 dBm @ 300 bit/s (868 MHz 2(G)FSK) - meets ETSI Category 1 adjacent-channel selectivity for dense RF environments. |
| Ultra-Low Power | 14 nA Shutdown, 960 nA Deepstop, 4 µA LPAWUR always-on - enables >10-year battery life in periodic wake-up sensor nodes. |
| Security | AES-128 co-processor + 16-bit TRNG + secure bootloader with SWD disable - satisfies IEC 62443-3-3 SL2 requirements for firmware integrity. |
Pinout & Package
VFQFPN32 (5 × 5 mm, 0.5 mm pitch) package with 17 GPIOs - all support retention in Deepstop/Shutdown modes and multiple alternate functions including radio control signals (TX_SEQUENCE/RX_SEQUENCE), LPUART, SPI, I²C, and ADC inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO | Main digital/analog supply | Accepts 1.7–3.6 V; powers core, peripherals, and RF analog blocks - requires separate decoupling per domain. |
| VFBSD | SMPS output voltage node | Configurable 1.2–2.4 V output; must connect external LC filter in SMPS_ON mode or be tied to VDD in bypass modes. |
| PA10 / PB14 | TX_SEQUENCE (AF2) | Active-high signal indicating RF transmit activity - used to drive external antenna switch or PA enable. |
| PA8 / PA11 | RX_SEQUENCE (AF2) | Active-high signal indicating RF receive activity - synchronizes external LNA bias or interference mitigation circuitry. |
| RFIO | Single-pin RF transceiver interface | 50 Ω differential-capable port; requires external balun and matching network for 433/868/915 MHz bands. |
| LSE_IN / LSE_OUT | 32.768 kHz crystal oscillator | Required for RTC and LPAWUR timing accuracy; internal trimming capacitors eliminate external load caps. |
Key Features
| Feature | Design Value |
|---|---|
| Fully autonomous radio sequencer | Hardware-implemented Sniff, Frequency Hopping, and Low Duty Cycle modes - eliminates CPU intervention during RX/TX, reducing average current by >40% vs software-controlled radios. |
| Low-Power Autonomous Wake-Up Radio (LPAWUR) | 4 µA always-on OOK receiver with -54 dBm sensitivity - wakes full SoC from Deepstop in <100 µs upon detection of Manchester-encoded frame (0x99 sync pattern). |
| Integrated SMPS with dynamic bypass | Programmable 1.2–2.4 V output + on-the-fly LDO bypass - improves RX sensitivity by 3–5 dBm when SMPS is disabled during reception. |
| Multi-protocol RF compatibility | Native support for W-MBUS, Sigfox, MiOTY, KNX-RF, IEEE 802.15.4g - enables single-hardware deployment across regional utility and industrial standards. |
| Hardware crypto acceleration | AES-128 engine + true random number generator - accelerates OTA firmware signing/verification in <500 µs per 16-byte block, meeting FIPS 140-2 Level 1. |
Applications
| Asset Tracking | Wireless Sensors |
|---|---|
Use Scenario: GPS-denied indoor/outdoor cargo monitoring with periodic location reporting via sub-GHz mesh. IC Role / Device Role / Timing Role: Standalone LPWAN node handling GNSS data acquisition, AES-encrypted packet assembly, and adaptive TX power control based on link budget. Use Value: 12-year battery life achieved via Deepstop + LPAWUR-triggered wake-up and SMPS dynamic bypass during RX. | Use Scenario: Battery-powered temperature/humidity/pressure sensing in HVAC ducts with 15-minute reporting intervals. IC Role / Device Role / Timing Role: Sensor hub with 12-bit ADC sampling, LCD driver for local display, and 868 MHz 2(G)FSK transmission to gateway. Use Value: -128 dBm sensitivity ensures reliable reception at 200 m through metal ductwork without repeaters. |
| Industrial Monitoring | Smart Home Alarms |
Use Scenario: Predictive maintenance node on rotating machinery measuring vibration via LC sensor controller and FFT analysis. IC Role / Device Role / Timing Role: Real-time edge processor executing FFT on raw LC sensor data, then transmitting anomaly flags via proprietary 4(G)FSK protocol. Use Value: Integrated LC sensor controller eliminates external signal conditioning, reducing BOM cost by $0.32/unit. | Use Scenario: Door/window contact sensor with tamper detection and encrypted alarm reporting to central hub. IC Role / Device Role / Timing Role: Ultra-low-power endpoint using LPAWUR to detect magnetic reed switch closure and trigger immediate AES-128-encrypted 915 MHz OOK burst. Use Value: 4 µA wake-up current enables CR2032 battery operation for >7 years with daily test transmissions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sub-GHz wireless MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32WLE5JC | Higher integration: 256 KB flash, 64 KB RAM, dual-core (Cortex-M4 + Cortex-M0+), LoRa modulation support | Targets LoRaWAN gateways and higher-throughput edge nodes requiring dual-core partitioning | Select when LoRa physical layer compliance or >1 Mbps air data rate is required; not drop-in due to different pinout and memory map. |
| CC1312R1F3RGZT | TI SimpleLink™ ARM Cortex-M4F, 352 KB flash, 80 KB RAM, integrated RF front-end with 20 dBm PA, TI-RTOS ecosystem | Optimized for TI's proprietary Sub-1 GHz protocols and SensorTag-style development flow | Select when leveraging TI's Code Composer Studio toolchain and existing CC13xx firmware libraries; requires redesign for ST HAL migration. |
Compared with STM32WLE5JC and CC1312R1F3RGZT, the STM32WL33KBV6 offers lower system-level BOM cost (no external PA needed for +20 dBm), smaller footprint (VFQFPN32 vs QFN48), and superior deep-sleep current (14 nA vs 1.1 µA), making it optimal for high-volume, space-constrained, long-life LPWAN sensors.
Availability
STM32WL33KBV6 is available at Aetrix Electronics and suitable for asset tracking, wireless sensors, and industrial monitoring requiring stable component supply across automotive-grade temperature ranges and global regulatory certifications.
Supply support for STM32WL33KBV6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and RF solutions for industrial, automotive, and consumer markets.
The STM32WL33xx product line targets battery-operated LPWAN endpoints requiring certified sub-GHz radio performance, ultra-low-power operation, and integrated security - specifically optimized for utility metering, smart building, and predictive maintenance applications.
FAQ
What regulatory certifications does the STM32WL33KBV6 support out-of-the-box?
The STM32WL33KBV6 is pre-certified for ETSI EN 300 220 (Europe, Category 1), FCC Part 15 and Part 90 (USA), and ARIB STD-T67/T108 (Japan). These certifications cover conducted and radiated emissions, spurious emissions, and adjacent channel selectivity - eliminating need for full-system retesting when using reference antenna layouts and matching networks from ST Application Note AN5577.
How does the LPAWUR differ from standard RF wake-up receivers in terms of power and latency?
The LPAWUR consumes only 4 µA in always-on mode and achieves <100 µs wake-up latency from Deepstop - significantly lower than typical 10–50 µA wake-up receivers with 500 µs–2 ms latency. Its fixed Manchester-encoded frame format (40-bit sync + 0x99 sync byte) avoids false triggers while enabling deterministic timing for time-critical alarm events.
Can the STM32WL33KBV6 operate without an external crystal oscillator?
Yes - the STM32WL33KBV6 integrates a 64 MHz HSI RC oscillator and 32 kHz LSI RC oscillator, enabling full operation without external crystals. However, LSE (32.768 kHz crystal) is mandatory for LPAWUR timing accuracy and RTC calendar functions; HSE (48 MHz crystal) is optional but recommended for USB or precise UART baud rates.
What is the maximum achievable air data rate and which modulation supports it?
The STM32WL33KBV6 supports up to 600 kbit/s air data rate using 4(G)FSK modulation in the 826–958 MHz band. This is double the 300 kbit/s limit of 2(G)FSK and enables high-throughput firmware updates or dense sensor network telemetry - subject to regional duty cycle restrictions (e.g., 10% in EU 868 MHz band).
STM32WL33KBV6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STM32WL33xx
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- KNX, LPWAN, Sigfox, Zigbee®
- Modulation:
- 2-FSK, 2-GFSK, 4-FSK, 4-GFSK, ASK, DBPSK, DSSS, OOK
- Frequency:
- 413MHz ~ 479MHz, 826MHz ~ 958MHz
- Data Rate (Max):
- 600kbps
- Power - Output:
- 20dBm
- Sensitivity:
- -132dBm
- Memory Size:
- 256kB Flash, 32kB SRAM
- Serial Interfaces:
- GPIO, I2C, I2S, IrDA, JTAG, PCM, PWM, SPI, UART, USART
- GPIO:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Current - Receiving:
- 4mA
- Current - Transmitting:
- 10mA ~ 80mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-VFQFPN (5x5)
STM32WL33KBV6 FAQ
1.How can I place an order for STM32WL33KBV6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL33KBV6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL33KBV6 reliable?
The price and inventory of STM32WL33KBV6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL33KBV6 is usually 5 days.
3.What payment methods are accepted for STM32WL33KBV6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL33KBV6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL33KBV6?
STM32WL33KBV6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL33KBV6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL33KBV6?
For technical support, including STM32WL33KBV6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL33KBV6 requirements.
6.How does Aetrix verify that STM32WL33KBV6 is sourced from the original manufacturer or authorized distributors?
All STM32WL33KBV6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL33KBV6 meets industry standards.
7.What is the process for return or replacement of STM32WL33KBV6?
All STM32WL33KBV6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL33KBV6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL33KBV6 part is unused and in its original packaging.
Return procedure for STM32WL33KBV6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL33KBV6 Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
