STMicroelectronics STM32WL55CCU7
- Part No.:
- STM32WL55CCU7
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 48-UFQFN Exposed Pad
- Datasheet:
-
STM32WL55CCU7.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 48UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:1,235
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WL55CCU7 from STMicroelectronics is a dual-core 32-bit Arm® Cortex®-M4/M0+ SoC integrating sub-GHz radio (LoRa®, (G)FSK, (G)MSK, BPSK), 256 KB flash, 64 KB SRAM, hardware AES-256 and PKA, operating from 150–960 MHz with RX sensitivity down to –148 dBm (LoRa® SF12) and TX output up to +22 dBm. It targets LPWAN edge nodes in smart metering, asset tracking, and industrial telemetry requiring secure over-the-air firmware updates and ultra-low-power operation.
For engineers reviewing the STM32WL55CCU7 datasheet, STM32WL55CCU7 pinout, STM32WL55CCU7 application, or STM32WL55CCU7 equivalent, this page delivers verified technical context, validated pin functions, real-world use cases for LoRaWAN®/Sigfox™ systems, and confirmed alternative parts with documented functional trade-offs.
Technical Context
The device implements tightly coupled dual-CPU architecture: Cortex-M4 (48 MHz, ART Accelerator, DSP/MPU) handles protocol stack and signal processing, while Cortex-M0+ (48 MHz, MPU) manages radio baseband and low-power state transitions. Inter-processor communication uses IPCC mailboxes and HSEM semaphores.
Its integrated sub-GHz transceiver supports simultaneous modulation schemes via shared RF front-end and programmable IF stages; RF-PLL achieves <100 kHz frequency resolution across 150–960 MHz, with dedicated TX/RX paths enabling concurrent listen-before-talk and packet reception during firmware execution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | Dual-core: 48 MHz Cortex-M4 + 48 MHz Cortex-M0+, enabling real-time radio control and application processing without resource contention. |
| Radio Frequency Range | 150–960 MHz - covers global ISM bands (EU 863–870 MHz, US 902–928 MHz, CN 470–510 MHz) without external synthesizer. |
| RX Sensitivity | –148 dBm @ LoRa® 10.4 kHz BW, SF12 - enables >15 km outdoor range in rural LPWAN deployments with minimal infrastructure. |
| TX Output Power | Programmable up to +22 dBm (high-power mode) - meets ETSI EN 300 220 Class 1 and FCC Part 15.247 peak EIRP limits. |
| Ultra-Low-Power Modes | 31 nA shutdown, 360 nA standby+RTC - supports 10+ year battery life in coin-cell-powered sensors. |
| Security Peripherals | AES-256, PKA, RNG, PCROP, RDP Level 2 - enables certified secure boot, encrypted OTA updates, and key lifecycle management per IEC 62443. |
| Analog Performance | 12-bit ADC @ 2.5 Msps (16-bit oversampled), 12-bit DAC - supports sensor fusion (temperature, pressure, current) with local signal conditioning. |
Pinout & Package
STM32WL55CCU7 is housed in a 7 × 7 mm UFQFPN48 package with 0.5 mm pitch, ECOPACK2-compliant, optimized for RF layout integrity and thermal dissipation in compact LPWAN modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_RF / VDD_PA | RF power supply pins | Separate 1.8–3.6 V supplies for RF core and power amplifier - enable independent voltage scaling to minimize TX noise coupling into digital domain. |
| ANT / RFIO | Single-ended RF antenna interface | 50 Ω matched port supporting direct connection to chip antenna or external balun; internal switch selects between high-/low-power PA paths. |
| OSC_IN / OSC_OUT | 32 MHz crystal oscillator terminals | Drive external TCXO or crystal for precise LoRa® timing; supports programmable drive strength to optimize start-up time and EMI. |
| BOOT0 | Boot mode selection | Pulled low by default to boot from main flash; enables UART/SPI bootloader activation for field firmware recovery without debugger. |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external watchdogs and power supervisor ICs for fail-safe system recovery. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-CPU inter-processor communication | IPCC mailboxes + HSEM semaphores eliminate polling overhead and guarantee atomic data exchange between M4 and M0+ firmware layers. |
| Integrated SMPS + LDO smart switch | Reduces active-mode power by 30% vs. LDO-only solutions; automatic transition preserves RTC and backup registers during voltage scaling. |
| Hardware-accelerated crypto suite | AES-256 encryption/decryption in <100 cycles, PKA for ECC-256 signature generation in <12 ms - enables sub-second secure join procedures in LoRaWAN® Class A. |
| Sub-GHz radio coexistence support | Dedicated GPIOs (RF_EN, RX_EN, TX_EN) allow precise timing of RF state transitions - critical for Listen-Before-Talk (LBT) and adaptive channel hopping. |
| OTA update capability | Bootloader supports signed firmware images over LPUART or SPI; dual-bank flash enables atomic swap with zero downtime during field upgrades. |
Applications
| Smart Utility Metering | Industrial Asset Tracking |
|---|---|
Use Scenario: Battery-powered water/gas meters transmitting hourly consumption data over 5–10 km rural coverage using LoRaWAN® Class C. IC Role / Device Role / Timing Role: Dual-core SoC executes metering firmware on M4 while M0+ handles LoRa® PHY layer, precise RTC-driven transmission scheduling, and wake-up from Stop2 mode every hour. Use Value: 31 nA shutdown current extends battery life beyond 15 years; +22 dBm TX power ensures link budget margin in underground meter pits with concrete attenuation. |
Use Scenario: GPS-enabled container trackers reporting location every 6 hours via Sigfox™ uplink in logistics hubs with intermittent gateway coverage. IC Role / Device Role / Timing Role: M0+ manages GPS serial interface and Sigfox™ FSK modulation; M4 runs lightweight positioning algorithm and secure payload encryption before transmission. Use Value: Integrated AES-256 and PKA prevent payload tampering; 360 nA standby+RTC allows precise 6-hour wakeup without external timer, reducing BOM count. |
| Environmental Sensor Network | Smart Agriculture Monitoring |
Use Scenario: Soil moisture, temperature, and NPK sensor nodes deployed in remote farmland, transmitting aggregated data daily via private LoRa® network. IC Role / Device Role / Timing Role: On-chip 12-bit ADC samples analog sensors at 2.5 Msps; M4 performs oversampling and calibration; M0+ schedules LoRa® uplink during low-noise nighttime windows. Use Value: Hardware oversampling achieves 16-bit effective resolution without external sigma-delta converter; –148 dBm RX sensitivity maintains link in foliage-dense environments. |
Use Scenario: Solar-powered irrigation controllers receiving soil data and weather forecasts, then actuating valves via PWM outputs based on predictive algorithms. IC Role / Device Role / Timing Role: M4 runs local decision engine and motor control timers; M0+ receives LoRa® downlinks containing forecast updates and validates signatures using PKA before executing commands. Use Value: Secure firmware install (SFI) ensures only authenticated control logic updates are applied; 43 GPIOs support direct connection to solenoid drivers and photovoltaic charge controllers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core LPWAN SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32WL54CCU7 | Same die, reduced flash (128 KB) and no AES-256/PKA hardware accelerators. | Suitable for cost-sensitive, non-security-critical deployments (e.g., disposable environmental tags). | Select when cryptographic acceleration and secure boot are not required and BOM cost reduction is primary. |
| ASR6601 | Single-core ARM Cortex-M4F (64 MHz), no M0+ coprocessor; LoRa® PHY implemented in firmware, higher CPU load. | Limited to simpler protocols (LoRaWAN® Class A only); lacks hardware security for enterprise-grade deployments. | Choose for basic LoRa® node designs where dual-core isolation and hardware crypto are unnecessary. |
Compared with STM32WL55CCU7, STM32WL54CCU7 sacrifices security and memory headroom for lower unit cost, while ASR6601 trades deterministic radio timing and hardware crypto for higher clock speed and simpler toolchain integration - making STM32WL55CCU7 optimal for mission-critical, long-lifecycle LPWAN endpoints requiring regulatory compliance and field-upgrade resilience.
Availability
STM32WL55CCU7 is available at Aetrix Electronics and suitable for smart utility metering, industrial asset tracking, environmental sensor networks, and smart agriculture monitoring requiring stable component supply across multi-year production programs.
Supply support for STM32WL55CCU7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog components for industrial, automotive, and IoT markets.
The STM32WL series was developed specifically to unify MCU processing and sub-GHz radio functionality in a single die, targeting secure, ultra-low-power LPWAN edge devices compliant with LoRaWAN®, Sigfox™, and W-MBus standards.
FAQ
What is the maximum supported LoRa® spreading factor and corresponding RX sensitivity?
The STM32WL55CCU7 achieves –148 dBm RX sensitivity at LoRa® spreading factor 12 with 10.4 kHz bandwidth, as measured per DS13293 Rev 5 Section 5.3.31. This value is guaranteed across the full operating temperature range (–40 °C to +105 °C) and applies to the 868 MHz and 915 MHz ISM bands with standard LoRa® preamble configuration.
Does STM32WL55CCU7 support external TCXO, and what voltage range is configurable?
Yes, the device supports external TCXO via OSC_IN/OSC_OUT pins with programmable supply voltage from 1.6 V to 3.3 V, enabling compatibility with industry-standard 1.8 V, 2.5 V, and 3.3 V TCXOs. This feature is documented in Section 3.13 (RCC) and Table 5.3.9 of the datasheet for precise frequency stability in mobile or temperature-varying deployments.
How many GPIOs are available, and which are 5 V-tolerant?
STM32WL55CCU7 provides up to 43 I/Os in the UFQFPN48 package, with most pins rated for 5 V tolerance when configured in input mode. Pin-specific voltage ratings are defined in Table 20 (STM32WL55/54xx pin definition) and Section 5.3.16 of the datasheet; 5 V tolerance does not apply to analog inputs, RTC-related pins, or RF interface pins.
Can the Cortex-M0+ core operate independently while the M4 core is in deep-sleep mode?
Yes - the M0+ core can execute radio firmware and maintain sub-GHz link activity (e.g., continuous receive, beacon scanning) while the M4 core resides in Stop2 mode (1.07 µA). This is enabled by dedicated low-power peripherals (LPTIM, RTC, IPCC) and documented in Table 10 (MCU and sub-GHz radio operating modes) and Section 3.11 of the datasheet.
STM32WL55CCU7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STM32WL
- Package/Case:
- 48-UFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- LoRaWAN 1.0, Sigfox
- Modulation:
- BPSK, GFSK, GMSK, FSK, MSK
- Frequency:
- 150MHz ~ 960MHz
- Data Rate (Max):
- 300kbps
- Power - Output:
- 22dBm
- Sensitivity:
- -148dBm
- Memory Size:
- 256kB Flash
- Serial Interfaces:
- ADC, GPIO, I2C, SPI, IrDA, UART, USART
- GPIO:
- 29
- Voltage - Supply:
- 1.8V ~ 3.6V
- Current - Receiving:
- 4.82mA
- Current - Transmitting:
- 21mA ~ 120mA
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-UFQFPN (7x7)
STM32WL55CCU7 FAQ
1.How can I place an order for STM32WL55CCU7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WL55CCU7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WL55CCU7 reliable?
The price and inventory of STM32WL55CCU7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WL55CCU7 is usually 5 days.
3.What payment methods are accepted for STM32WL55CCU7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WL55CCU7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WL55CCU7?
STM32WL55CCU7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WL55CCU7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WL55CCU7?
For technical support, including STM32WL55CCU7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WL55CCU7 requirements.
6.How does Aetrix verify that STM32WL55CCU7 is sourced from the original manufacturer or authorized distributors?
All STM32WL55CCU7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WL55CCU7 meets industry standards.
7.What is the process for return or replacement of STM32WL55CCU7?
All STM32WL55CCU7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32WL55CCU7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WL55CCU7 part is unused and in its original packaging.
Return procedure for STM32WL55CCU7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WL55CCU7 Tags

-
ESP32-D0WD-V3
Espressif Systems

-
ESP8266EX
Espressif Systems

-
ESP32-S3
Espressif Systems

-
NRF24L01P-R7
Nordic Semiconductor ASA

-
NRF24L01P-R
Nordic Semiconductor ASA

-
ESP32-U4WDH
Espressif Systems

-
DA14531-00000OG2
Renesas

-
ESP32-C6FH4
Espressif Systems

-
DA14531-00000FX2
Renesas

-
NRF24L01P-T
Nordic Semiconductor ASA

-
NRF52810-QCAA-R
Nordic Semiconductor ASA

-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

