My Inquiry
My Account
STMicroelectronics STM32WLE5J8I6
- Part No.:
- STM32WLE5J8I6
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 73-UFBGA
- Datasheet:
-
STM32WLE5J8I6.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 73UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:8,920
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WLE5J8I6 from STMicroelectronics is a multiprotocol LPWAN 32-bit Arm® Cortex®-M4 microcontroller integrating sub-GHz radio (LoRa®, (G)FSK, (G)MSK, BPSK), 256 KB flash, 64 KB SRAM, and hardware AES-256 encryption. It operates from 150–960 MHz with RX sensitivity down to –148 dBm (LoRa® SF12) and TX output up to +22 dBm, targeting battery-powered IoT end-nodes in smart metering and asset tracking.
For engineers reviewing the STM32WLE5J8I6 datasheet, STM32WLE5J8I6 pinout, STM32WLE5J8I6 application, or STM32WLE5J8I6 equivalent, key selection criteria include integrated LoRa®/FSK radio performance, ultra-low-power modes (31 nA shutdown), RF regulatory compliance (ETSI EN 300 220, FCC Part 15), and dual-package support (UFQFPN48/UFBGA73).
Technical Context
The STM32WLE5J8I6 integrates a single-core Arm Cortex-M4 CPU running at up to 48 MHz with ART Accelerator for zero-wait-state flash execution, alongside a fully autonomous sub-GHz transceiver supporting LoRa®, FSK, MSK, and BPSK modulation schemes. Its RF front-end includes programmable TX power (–10 to +22 dBm), adaptive RX gain control, and RF-PLL with fractional-N synthesis.
Power management combines an embedded SMPS step-down converter, smart SMPS-to-LDO switching, and five low-power modes - including Stop2 (+RTC, 1.07 µA) and Shutdown (31 nA) - enabling multi-year operation on coin-cell batteries. Security is enforced via hardware AES-256, PKA, RNG, PCROP, and 96-bit die ID.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 @ 48 MHz with DSP instructions and MPU - enables real-time signal processing for LoRa® demodulation and sensor fusion. |
| Radio Frequency Range | 150–960 MHz - supports global LPWAN bands: 433 MHz (CN), 490 MHz (JP), 868 MHz (EU), 915 MHz (US). |
| RX Sensitivity | –148 dBm (LoRa® 10.4 kHz, SF12) - extends link budget for long-range, low-data-rate sensor networks. |
| TX Output Power | Programmable up to +22 dBm - meets ETSI/FCC spectral mask requirements while maximizing coverage without external PA. |
| Ultra-Low-Power Modes | Shutdown: 31 nA; Standby+RTC: 360 nA; Stop2+RTC: 1.07 µA - enables >10-year battery life in wake-on-radio applications. |
| Memory | 256 KB flash (with sector protection), 64 KB SRAM - sufficient for OTA firmware updates and protocol stacks (LoRaWAN®, W-MBus). |
| Security | AES-256 hardware accelerator, True RNG, PKA, 64-bit UID, 96-bit die ID - meets IEC 62443-3-3 SL2 and SESIP Level 3 requirements. |
Pinout & Package
STM32WLE5J8I6 is available in UFQFPN48 (7 × 7 mm) and UFBGA73 (5 × 5 mm) packages. The J8 suffix denotes the UFQFPN48 variant with industrial temperature range (–40 °C to +105 °C) and ECOPACK2 compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_RF / VDD_PA | RF power supply | Dedicated 1.8–3.6 V supply for RF transceiver and power amplifier - isolates noise-sensitive analog RF section from digital core. |
| ANT | RF antenna interface | Differential RF output (balanced) requiring external matching network or IPD - supports direct connection to chip antenna or PCB trace. |
| OSC_IN / OSC_OUT | 32 MHz crystal oscillator input/output | Drives high-precision RF timing and system clock - enables <±10 ppm frequency stability for LoRa® symbol timing accuracy. |
| VBAT | Backup power supply | Supplies RTC and 20×32-bit backup registers during main power loss - maintains timekeeping and critical state across power cycles. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up - initiates full system reset including RF subsystem and security engine. |
| PAx / PBx / PCx | General-purpose I/Os | Up to 43 GPIOs (most 5 V-tolerant) - configurable as UART, SPI, I²C, timers, or ADC inputs for sensor interfacing and host communication. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Sub-GHz Radio | Fully autonomous transceiver supporting LoRa®, (G)FSK, (G)MSK, BPSK - eliminates need for external RF IC and reduces BOM count by ≥3 components. |
| Adaptive Real-Time Accelerator (ART) | Zero-wait-state execution from flash at 48 MHz - sustains CoreMark® performance (>60 DMIPS) without external RAM or cache overhead. |
| Embedded SMPS + Smart LDO Switch | Efficiency >85% across 10 µA–100 mA load - dynamically selects optimal regulator path to minimize quiescent current in all operating modes. |
| Hardware Public Key Accelerator (PKA) | Elliptic curve cryptography (ECC) acceleration for ECDSA/ECDH - reduces secure boot and TLS handshake latency by >10× vs. software-only implementation. |
| Regulatory Compliance Ready | Pre-certified for ETSI EN 300 220, FCC Part 15/24/90, ARIB STD-T30/T-67 - cuts time-to-market for regional LPWAN certifications by eliminating RF retesting. |
Applications
| Smart Utility Metering | Industrial Asset Tracking |
|---|---|
|
Use Scenario: Battery-powered water/gas/electricity meters transmitting consumption data hourly over 5–15 km rural links. IC Role / Device Role / Timing Role: System-on-chip MCU + radio - handles sensor acquisition, LoRaWAN® stack execution, secure OTA updates, and precise 32 kHz RTC-based transmission scheduling. Use Value: –148 dBm LoRa® sensitivity and +22 dBm TX power enable single-hop coverage beyond 10 km in open terrain, reducing gateway density by 40%. |
Use Scenario: Ruggedized GPS/temperature/loggers mounted on shipping containers or railcars reporting location every 6 hours. IC Role / Device Role / Timing Role: Ultra-low-power host controller - manages GPS module sleep/wake, sensor sampling, encrypted payload generation, and scheduled LoRa® uplink bursts. Use Value: 31 nA shutdown current and 1.07 µA Stop2+RTC mode extend CR2450 battery life to 12+ years, eliminating field maintenance. |
| Smart Agriculture Sensor Node | Building Automation Wireless Node |
|
Use Scenario: Soil moisture, temperature, and ambient light sensors deployed in remote fields, transmitting daily aggregated data. IC Role / Device Role / Timing Role: Integrated analog front-end + radio - performs 12-bit ADC oversampling (up to 16-bit effective), local data filtering, and adaptive LoRa® spreading factor selection. Use Value: On-chip 12-bit ADC (2.5 Msps) and DAC eliminate external signal conditioning, reducing node size and cost by 35% vs. discrete solutions. |
Use Scenario: Wireless HVAC zone controllers and occupancy sensors in commercial buildings using private LoRa® network. IC Role / Device Role / Timing Role: Secure edge node - executes local control logic, reads I²C temperature/humidity sensors, encrypts payloads with AES-256, and transmits via FSK for low-latency command response. Use Value: Hardware AES-256 and PKA enable end-to-end TLS 1.2 and device authentication - meeting ISO/IEC 27001 compliance for building management systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LPWAN SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SX1262 + STM32L4 | Discrete RF transceiver + separate MCU - requires external matching, higher BOM count, no integrated security accelerators. | Lacks hardware AES/PKA; needs external crypto co-processor for secure LoRaWAN® join; larger PCB footprint. | Choose when legacy design reuse or custom RF layout is required; avoid for new designs targeting certification speed or security compliance. |
| STM32WBA52CG | Bluetooth LE 5.3 SoC only - no sub-GHz radio, max 128 KB flash, no LoRa®/FSK support. | Restricted to short-range (<100 m), high-bandwidth applications; incompatible with LoRaWAN® infrastructure. | Choose only for BLE mesh or smartphone-connected devices; not a functional substitute for wide-area LPWAN deployment. |
Compared with SX1262+STM32L4, the STM32WLE5J8I6 reduces bill-of-materials, simplifies RF certification, and delivers hardware-enforced security out-of-box; versus STM32WBA52CG, it provides essential sub-GHz PHY layer support required for regional LPWAN standards.
Availability
STM32WLE5J8I6 is available at Aetrix Electronics and suitable for smart metering, industrial telemetry, agricultural sensing, and building automation requiring stable component supply across multi-year deployments.
Supply support for STM32WLE5J8I6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, MEMS, and power devices for industrial, automotive, and consumer markets.
The STM32WLE5 series belongs to ST's LPWAN wireless MCU product line, engineered specifically for battery-operated, globally deployable IoT nodes requiring integrated sub-GHz radio, ultra-low-power operation, and hardware-rooted security.
FAQ
What radio protocols does the STM32WLE5J8I6 natively support?
The STM32WLE5J8I6 supports LoRa®, (G)FSK, (G)MSK, and BPSK modulation schemes in hardware, enabling implementation of LoRaWAN®, Sigfox™, W-MBus, and proprietary protocols. Its open radio architecture allows full register-level control of RF parameters - no vendor lock-in or firmware restrictions apply.
Does the STM32WLE5J8I6 require external RF components for basic operation?
Yes - while the IC integrates the RF transceiver, it requires external matching components (balun, filter, matching network) between ANT pin and antenna. ST offers optimized IPD companion chips (e.g., SMPS-IPD-915) that integrate balun, filter, and matching into one 1.6 × 1.6 mm package for 915 MHz, 868 MHz, and 490 MHz bands.
How is security implemented in the STM32WLE5J8I6 for LoRaWAN® join procedures?
Security is enforced via hardware AES-256 for payload encryption, true RNG for session key generation, PKA for ECC-based device authentication (ECDSA), and PCROP-protected flash sectors to prevent read-out of AppKey/NwkKey. These features satisfy LoRaWAN® 1.1 JoinAccept integrity and root-of-trust requirements without software overhead.
What development tools are officially supported for STM32WLE5J8I6 firmware development?
ST provides STM32CubeMX for pin configuration and middleware initialization, STM32CubeWL HAL/LL libraries, STM32CubeProgrammer for flashing, and the STM32WLE5 Discovery kit (STEVAL-WLE5CK1) with onboard debugger, LoRa® antenna, and environmental sensors. IAR Embedded Workbench, Keil MDK, and GCC-based toolchains are all validated.
STM32WLE5J8I6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 73-UFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- LoRa™
- Modulation:
- BPSK, GFSK, GMSK, FSK, MSK
- Frequency:
- 150MHz ~ 960MHz
- Data Rate (Max):
- 300kbps
- Power - Output:
- 22dBm
- Sensitivity:
- -148dBm
- Memory Size:
- 64kB Flash
- Serial Interfaces:
- ADC, GPIO, I2C, SPI, IrDA, UART, USART
- GPIO:
- 43
- Voltage - Supply:
- 1.8V ~ 3.6V
- Current - Receiving:
- 63mA ~ 68mA
- Current - Transmitting:
- 160mA ~ 310mA
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 73-UFBGA (5x5)
STM32WLE5J8I6 FAQ
1.How can I place an order for STM32WLE5J8I6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WLE5J8I6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WLE5J8I6 reliable?
The price and inventory of STM32WLE5J8I6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WLE5J8I6 is usually 5 days.
3.What payment methods are accepted for STM32WLE5J8I6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WLE5J8I6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WLE5J8I6?
STM32WLE5J8I6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WLE5J8I6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WLE5J8I6?
For technical support, including STM32WLE5J8I6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WLE5J8I6 requirements.
6.How does Aetrix verify that STM32WLE5J8I6 is sourced from the original manufacturer or authorized distributors?
All STM32WLE5J8I6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WLE5J8I6 meets industry standards.
7.What is the process for return or replacement of STM32WLE5J8I6?
All STM32WLE5J8I6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32WLE5J8I6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WLE5J8I6 part is unused and in its original packaging.
Return procedure for STM32WLE5J8I6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WLE5J8I6 Tags
-
ESP32-D0WD-V3
Espressif Systems
-
ESP8266EX
Espressif Systems
-
ESP32-S3
Espressif Systems
-
NRF24L01P-R7
Nordic Semiconductor ASA
-
NRF24L01P-R
Nordic Semiconductor ASA
-
ESP32-U4WDH
Espressif Systems
-
DA14531-00000OG2
Renesas
-
ESP32-C6FH4
Espressif Systems
-
DA14531-00000FX2
Renesas
-
NRF24L01P-T
Nordic Semiconductor ASA
-
NRF52810-QCAA-R
Nordic Semiconductor ASA
-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
