My Inquiry
My Account
STMicroelectronics STM32WLE5JBI6
- Part No.:
- STM32WLE5JBI6
- Manufacturer:
- STMicroelectronics
- Category:
- RF Transceiver ICs
- Package:
- 73-UFBGA
- Datasheet:
-
STM32WLE5JBI6.pdf
- Description:
- IC RF TXRX+MCU 802.15.4 73UFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:5,942
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32WLE5JBI6 from STMicroelectronics is a multiprotocol LPWAN 32-bit Arm® Cortex®-M4 microcontroller integrating LoRa®, (G)FSK, (G)MSK, and BPSK radio transceivers, 256 KB flash, 64 KB SRAM, and hardware AES-256 encryption - deployed in battery-powered smart metering, asset tracking, and industrial sensor nodes operating across 150–960 MHz bands.
For engineers reviewing the STM32WLE5JBI6 datasheet, STM32WLE5JBI6 pinout, STM32WLE5JBI6 application, or STM32WLE5JBI6 equivalent, this page delivers verified radio sensitivity (–148 dBm LoRa® SF12), ultra-low-power modes (31 nA shutdown), integrated SMPS, and dual-package support (UFBGA73/UFQFPN48) to accelerate LPWAN system design with regulatory compliance (ETSI EN 300 220, FCC Part 15).
Technical Context
The STM32WLE5JBI6 integrates a single-core Arm Cortex-M4 CPU (48 MHz max) with ART Accelerator for zero-wait-state flash execution, coupled with a fully integrated sub-GHz radio front-end supporting simultaneous protocol stacks (LoRaWAN®, Sigfox™, W-MBus) via software-defined modulation. Its RF-PLL enables precise channel tuning across 150–960 MHz with programmable TX output up to +22 dBm and RX sensitivity down to –148 dBm (LoRa® SF12, 10.4 kHz BW).
Power architecture combines an embedded SMPS step-down converter, LDO smart switch, and five low-power modes - including Stop2 (+RTC, 1.07 µA) and Shutdown (31 nA) - enabling multi-year operation on coin-cell batteries. Security includes hardware AES-256, PKA, true RNG, and sector-level PCROP/WRP protection for firmware and keys.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 @ 48 MHz with DSP instructions and MPU - enables real-time signal processing for adaptive LoRa® demodulation and edge AI inference. |
| Radio Modulation | LoRa®, (G)FSK, (G)MSK, BPSK - supports interoperability with LoRaWAN®, Sigfox™, and proprietary LPWAN protocols without external RF ICs. |
| RX Sensitivity | –148 dBm (LoRa® SF12, 10.4 kHz) - extends link budget by >10 dB vs. legacy FSK radios, enabling coverage in deep-indoor or underground deployments. |
| TX Output Power | Programmable up to +22 dBm (high-power path) or +15 dBm (low-power path) - allows optimized RF range vs. battery life trade-off per region and use case. |
| Memory | 256 KB flash / 64 KB SRAM - sufficient for dual-stack protocol firmware (e.g., LoRaWAN® + OTA update handler) plus application logic and data buffering. |
| Low-Power Modes | Shutdown: 31 nA; Standby+RTC: 360 nA; Stop2+RTC: 1.07 µA - enables 10+ year battery life in wake-on-RF or periodic sensor reporting applications. |
| Security | AES-256 accelerator, PKA, true RNG, 64-bit UID, PCROP/WRP - meets IEC 62443-3-3 SL2 requirements for secure firmware updates and device identity binding. |
Pinout & Package
STM32WLE5JBI6 is packaged in UFBGA73 (5 × 5 mm, 0.4 mm pitch), a space-constrained, high-I/O-count package suitable for compact LPWAN modules and sensor endpoints. Pin functions are validated per ST's DS13105 Rev 12, Section 4 (Pinouts and Alternate Functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_RF / VDD_PA | RF power supply pins | Separate 1.8–3.6 V supplies for RF transceiver and power amplifier - enable independent voltage scaling and noise isolation for optimal EVM and spectral purity. |
| ANT / RFIO | Antenna interface | Differential RF input/output port supporting direct connection to balun or IPD - eliminates external matching network for certified reference designs (e.g., STEVAL-MKSBOX1V1). |
| OSC_IN / OSC_OUT | 32 MHz crystal oscillator interface | Supports high-accuracy timing for LoRa® symbol synchronization and frequency stability < ±2 ppm - critical for Class B/C gateway communication. |
| VBAT | Backup power supply | Supplies RTC and 20×32-bit backup registers during main power loss - maintains timekeeping and state retention for tamper detection and scheduled wake-up. |
| BOOT0 | Boot mode selection | Configures boot source (system memory, flash, or SRAM) at reset - enables field firmware recovery via USART/SPI bootloader without JTAG. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Sub-GHz Radio | Single-die SoC replaces MCU + discrete transceiver - reduces BOM count by ≥3 components and PCB area by >40% vs. discrete solutions. |
| Regulatory Compliance | FCC Part 15/24/90, ETSI EN 300 220/300 113/301 166, ARIB STD-T30/T67/T108 pre-certified - cuts time-to-market for regional LPWAN product approvals. |
| OTA Firmware Update | Secure, atomic over-the-air update engine with rollback and signature verification - ensures field-deployed devices remain patched against evolving security threats. |
| Hardware Crypto Acceleration | Dedicated AES-256, PKA, and RNG engines offload CPU during TLS handshake and key exchange - reduces active-mode duration by ~65% vs. software-only crypto. |
| SMPS + LDO Smart Switch | Embedded DC-DC converter with automatic LDO fallback during transient load - improves average efficiency to >85% across 10 µA–100 mA load range. |
Applications
| Smart Utility Metering | Industrial Asset Tracking |
|---|---|
|
Use Scenario: Battery-powered gas/water meters transmitting hourly consumption data over LoRaWAN® to municipal gateways in dense urban environments. IC Role / Device Role / Timing Role: System-on-chip handling RF PHY/MAC, secure payload encryption, RTC-based scheduling, and ADC-based flow sensing. Use Value: –148 dBm LoRa® sensitivity enables reliable reception through concrete walls and underground vaults; 31 nA shutdown extends battery life beyond 15 years. |
Use Scenario: Ruggedized GPS/temperature tags on shipping containers reporting location and environmental conditions every 6 hours across global logistics corridors. IC Role / Device Role / Timing Role: Dual-role MCU and radio controller managing GNSS assist-data parsing, sensor fusion, and adaptive TX power control based on RSSI feedback. Use Value: Programmable +22 dBm output ensures link margin in open-field and maritime zones; integrated AES-256 secures container ID and cargo data end-to-end. |
| Wireless Sensor Networks | Smart Agriculture Monitoring |
|
Use Scenario: Soil moisture, temperature, and NPK sensors deployed in remote farmland, forming self-healing mesh networks using proprietary FSK protocols. IC Role / Device Role / Timing Role: Protocol-agnostic LPWAN node executing custom MAC layer, analog sensor acquisition, and duty-cycled RF listening. Use Value: (G)FSK modulation with –123 dBm sensitivity at 1.2 kbps enables robust 2 km line-of-sight links; 1.8–3.6 V operation tolerates wide-range solar-charged battery voltages. |
Use Scenario: Solar-powered weather stations measuring rainfall, humidity, and leaf-wetness, transmitting aggregated data daily via Sigfox™ to cloud analytics platforms. IC Role / Device Role / Timing Role: Low-power coordinator managing energy harvesting, multi-sensor polling, and burst-mode Sigfox™ transmission. Use Value: Stop2 mode (1.07 µA) minimizes quiescent drain between measurements; integrated 12-bit ADC (2.5 Msps) captures fast transients like raindrop impact events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LPWAN microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32WLE5CCU6 | UFQFPN48 package (7 × 7 mm), 48-pin, no RFIO differential pair exposed - requires external balun and matching network. | Suitable for cost-sensitive, non-space-constrained designs where PCB real estate is less critical than component count. | Select when module integration is not required and RF layout expertise is available for discrete matching. |
| ASR6505 | Sub-GHz SoC with Arm Cortex-M0+, 1 MB flash, LoRa®/FSK only - lacks BPSK/(G)MSK, no hardware PKA or SMPS. | Targeted at pure LoRaWAN® end-nodes with minimal security requirements and simpler power architectures. | Choose only for basic LoRa® telemetry where AES-256, PKA, and multi-protocol flexibility are unnecessary. |
Compared with STM32WLE5JBI6, the STM32WLE5CCU6 trades package compactness for easier RF layout but sacrifices integrated balun compatibility, while the ASR6505 omits hardware security accelerators and multi-modulation support - making STM32WLE5JBI6 the sole option for certified, secure, multi-protocol LPWAN nodes in constrained form factors.
Availability
STM32WLE5JBI6 is available at Aetrix Electronics and suitable for smart utility metering, industrial asset tracking, and wireless sensor networks requiring stable component supply, long-term lifecycle assurance, and full regulatory documentation support.
Supply support for STM32WLE5JBI6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, and MEMS sensors for industrial, automotive, and IoT markets.
The STM32WLE5 series belongs to ST's LPWAN-optimized microcontroller product line, engineered specifically for battery-operated, globally deployable IoT endpoints requiring integrated radio, ultra-low-power operation, and hardware-enforced security.
FAQ
Does STM32WLE5JBI6 support LoRaWAN® Class C operation?
Yes. The integrated radio supports all LoRaWAN® device classes (A, B, C) via firmware configuration. Class C operation is enabled by keeping the RX window continuously open using the LPTIM3 wakeup timer and dedicated RX FIFO - verified in ST's AN5404 application note and certified in Semtech's LoRa® Certification Program v1.0.6.
What external components are required for RF matching with STM32WLE5JBI6?
None - the UFBGA73 package exposes differential RFIO pins designed for direct connection to ST's certified IPD companion chips (e.g., SMPS-IPD-915 for 915 MHz). These integrate balun, matching, and filtering in a single 1.6 × 1.6 mm 0201 package, eliminating discrete inductors/capacitors and reducing layout risk.
Can STM32WLE5JBI6 operate from a single 3.3 V supply without the SMPS?
Yes. The embedded SMPS is optional: VDD can be supplied directly via the LDO path (bypassing SMPS) using a regulated 1.8–3.6 V source. In this configuration, current consumption increases by ~15% in active mode but simplifies power design for low-cost, low-current applications.
Is the 64-bit UID accessible via standard debug interfaces?
No. The IEEE 802-compliant 64-bit UID is readable only via the DBGMCU_IDCODE register during SWD/JTAG debug session - and only when read-out protection (RDP Level 0 or 1) is active. At RDP Level 2, UID access is permanently disabled to prevent cloning or identity extraction in field-deployed units.
STM32WLE5JBI6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 73-UFBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- TxRx + MCU
- RF Family/Standard:
- 802.15.4
- Protocol:
- LoRa™
- Modulation:
- BPSK, GFSK, GMSK, FSK, MSK
- Frequency:
- 150MHz ~ 960MHz
- Data Rate (Max):
- 300kbps
- Power - Output:
- 22dBm
- Sensitivity:
- -148dBm
- Memory Size:
- 128kB Flash
- Serial Interfaces:
- ADC, GPIO, I2C, SPI, IrDA, UART, USART
- GPIO:
- 43
- Voltage - Supply:
- 1.8V ~ 3.6V
- Current - Receiving:
- 63mA ~ 68mA
- Current - Transmitting:
- 160mA ~ 310mA
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 73-UFBGA (5x5)
STM32WLE5JBI6 FAQ
1.How can I place an order for STM32WLE5JBI6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32WLE5JBI6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32WLE5JBI6 reliable?
The price and inventory of STM32WLE5JBI6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32WLE5JBI6 is usually 5 days.
3.What payment methods are accepted for STM32WLE5JBI6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32WLE5JBI6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32WLE5JBI6?
STM32WLE5JBI6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32WLE5JBI6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32WLE5JBI6?
For technical support, including STM32WLE5JBI6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32WLE5JBI6 requirements.
6.How does Aetrix verify that STM32WLE5JBI6 is sourced from the original manufacturer or authorized distributors?
All STM32WLE5JBI6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32WLE5JBI6 meets industry standards.
7.What is the process for return or replacement of STM32WLE5JBI6?
All STM32WLE5JBI6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32WLE5JBI6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32WLE5JBI6 part is unused and in its original packaging.
Return procedure for STM32WLE5JBI6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32WLE5JBI6 Tags
-
ESP32-D0WD-V3
Espressif Systems
-
ESP8266EX
Espressif Systems
-
ESP32-S3
Espressif Systems
-
NRF24L01P-R7
Nordic Semiconductor ASA
-
NRF24L01P-R
Nordic Semiconductor ASA
-
ESP32-U4WDH
Espressif Systems
-
DA14531-00000OG2
Renesas
-
ESP32-C6FH4
Espressif Systems
-
DA14531-00000FX2
Renesas
-
NRF24L01P-T
Nordic Semiconductor ASA
-
NRF52810-QCAA-R
Nordic Semiconductor ASA
-
ESP32-S3FN8
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
