STMicroelectronics STM6505WCABDG6F
- Part No.:
- STM6505WCABDG6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-WFDFN
- Datasheet:
-
STM6505WCABDG6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,623
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6505WCABDG6F from STMicroelectronics is a dual push-button Smart Reset IC with user-adjustable setup delay, battery voltage monitoring (VBAT), and independent low-battery detect output (BLD). It features factory-programmable VCC reset thresholds (1.575–4.625 V), 2 mm × 2 mm TDFN8 package, -40 °C to +85 °C industrial temperature range, and open-drain RST/BLD outputs. Used in smartphones and portable navigation devices for robust power-up sequencing and battery health indication.
For engineers reviewing the STM6505WCABDG6F datasheet, STM6505WCABDG6F pinout, STM6505WCABDG6F application, or STM6505WCABDG6F equivalent, key selection criteria include dual delayed-reset logic with external capacitor programming (tSRC = 2–15 s), integrated VBAT comparator (1.25 V threshold, 8 mV hysteresis), and simultaneous VCC monitoring + BLD assertion capability.
Technical Context
The STM6505 implements dual combined Smart Reset inputs (SR0/SR1) requiring simultaneous low-level activation for longer than tSRC - programmable via external capacitor on SRC pin - before asserting active-low RST. Its reset output depends on both SR timing validity and VCC voltage crossing factory-set thresholds.
It integrates a dedicated VBAT input with fixed 1.25 V comparator threshold and 8 mV typical hysteresis, driving an independent open-drain BLD output. VCC must be ≥1.575 V for proper VBAT comparator operation, and no internal pull-up exists on BLD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 1.0 V to 5.5 V; output valid down to 1.0 V, but VCC ≥1.575 V required for VBAT monitoring function. |
| Reset Threshold (VRST) | Factory-programmable 1.575–4.625 V typ.; ensures reliable power-on reset and brown-out detection across supply rails. |
| tSRC Setup Delay | Adjustable 2–15 s min. via external capacitor (e.g., 0.2 µF → 2 s, 1 µF → 10 s); prevents spurious resets from brief button presses. |
| VBAT Threshold | Fixed 1.25 V with 8 mV typ. hysteresis; requires external resistor divider to scale actual battery voltage to this reference. |
| Output Type | Open-drain RST and BLD, active-low; enables wired-OR configuration and flexible pull-up selection (voltage level, current drive). |
| Supply Current (ICC) | ≤2.5 µA at 25 °C, 3 V; supports ultra-low-power battery-backed operation in portable systems. |
| Temperature Range | -40 °C to +85 °C industrial grade; validated for mobile phone and e-book operating environments. |
Pinout & Package
TDFN8 package: 2 mm × 2 mm × 0.75 mm, 0.5 mm pitch, exposed thermal pad (not electrically connected), RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 – VSS | Ground reference | Primary return path for all internal circuitry; must be low-impedance connection to system ground plane. |
| 2 – SR0 | Primary Smart Reset input | Active-low push-button interface; internally pulled up (65 kΩ) to VCC; initiates tSRC timer when held low with SR1. |
| 3 – SR1 | Secondary Smart Reset input | Active-low push-button interface; combines with SR0 to trigger reset only after tSRC timeout; same internal pull-up as SR0. |
| 4 – SRC | Smart Reset delay capacitor terminal | Connects to external capacitor (0.01–1 µF) to set tSRC; leakage-sensitive node requiring ceramic/film capacitor placement near pin. |
| 5 – VBAT | Battery voltage monitoring input | High-impedance analog input referenced to fixed 1.25 V comparator; requires external resistor divider to map battery voltage. |
| 6 – BLD | Battery low detect output | Active-low open-drain output asserted when VBAT < 1.25 V; no internal pull-up; requires external pull-up for logic-level signaling. |
| 7 – RST | Reset output | Active-low open-drain output asserted when VCC < VRST or tSRC timeout occurs; shared reset path for processor/system logic. |
| 8 – VCC | Power supply & monitored rail | Supplies device and serves as primary voltage monitor; decoupling capacitor (0.1 µF) mandatory between VCC and VSS. |
Key Features
| Feature | Design Value |
|---|---|
| Dual combined Smart Reset inputs | SR0 and SR1 must both be held low > tSRC to assert RST - eliminates accidental resets from single-button presses. |
| User-adjustable tSRC delay | Capacitor-programmed 2–15 s minimum delay (e.g., 0.62 µF → ~7.5 s at 25 °C); enables precise tuning for system boot-time requirements. |
| Independent battery monitoring | VBAT input with fixed 1.25 V comparator and 8 mV hysteresis drives dedicated BLD output - separates battery health from main reset logic. |
| Factory-programmable VCC threshold | Eight factory-set VRST options spanning 1.575–4.625 V; eliminates need for external resistive divider in most embedded applications. |
| Ultra-low quiescent current | ≤2.5 µA at 3 V/25 °C; extends battery life in always-on portable devices such as e-readers and GPS loggers. |
Applications
| Smartphone Power Management | e-Book System Reset Control |
|---|---|
Use Scenario: Dual push-button hard reset during firmware hang, with battery health warning prior to shutdown. IC Role / Device Role / Timing Role: STM6505 monitors VCC for brown-out, asserts RST on threshold violation, and independently triggers BLD when battery drops below safe operating voltage. Use Value: Prevents data corruption by ensuring clean reset during power instability while enabling graceful low-battery UI alerts. |
Use Scenario: User-initiated full-system reset after prolonged sleep mode, requiring extended button press to avoid accidental activation. IC Role / Device Role / Timing Role: SR0+SR1 combination enforces 6–10 s tSRC delay; VCC monitoring ensures reset occurs only if supply remains stable post-wake. Use Value: Eliminates unintended reboots from pocket presses while guaranteeing reliable recovery from deep-sleep lockups. |
| Portable Navigation Device (PND) | MP3 Player Battery Safety |
Use Scenario: Cold-start reset under marginal battery voltage, where VCC may dip during GPS module initialization. IC Role / Device Role / Timing Role: Factory-set VRST = 2.93 V detects VCC sag during RF startup; RST holds processor in reset until supply recovers and tREC expires. Use Value: Avoids boot-loop failures caused by transient VCC droop during high-current peripheral activation. |
Use Scenario: End-of-life battery detection triggering automatic player shutdown before undervoltage damage to flash memory. IC Role / Device Role / Timing Role: VBAT input scaled via 2:1 resistor divider monitors 2.5 V nominal Li-ion; BLD asserts at ~2.4 V (1.25 V × 2) with hysteresis preventing chatter. Use Value: Preserves NAND flash integrity by halting write operations before supply falls below safe programming voltage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual Smart Reset with battery monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6369EUT+T | Single Smart Reset input, no VBAT monitoring; fixed 2.63 V reset threshold; SOT23-6 package. | Lacks dual-button logic and battery sensing; suitable only for basic reset without power-path supervision. | Select only if system uses single-button reset and battery monitoring is handled externally. |
| TPS3808G33DBVR | Single VCC supervisor with adjustable delay (via resistor), no Smart Reset logic or BLD output; 6-pin SOT23. | No push-button interface or battery voltage monitoring; provides only power-on/brown-out reset. | Choose when only VCC monitoring is needed and reset initiation is software-controlled or absent. |
Compared with MAX6369EUT+T and TPS3808G33DBVR, STM6505WCABDG6F uniquely integrates dual delayed push-button logic, factory-programmable VCC thresholds, and dedicated battery low-detect functionality in a single 2 mm × 2 mm TDFN8 package - enabling compact, self-contained reset and power-health management for space-constrained portable electronics.
Availability
STM6505WCABDG6F is available at Aetrix Electronics and suitable for smartphone power management, e-book system reset control, portable navigation device (PND) cold-start sequencing, and MP3 player battery safety requiring stable component supply and long-term lifecycle support.
Supply support for STM6505WCABDG6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and analog ICs for automotive, industrial, and consumer markets.
The STM65xx Smart Reset family targets portable electronics requiring robust, user-interruptible reset behavior and integrated power-supply supervision - designed specifically for mobile phones, e-books, and navigation devices needing dual-button delay logic and battery health awareness.
FAQ
What is the function of the SRC pin on STM6505WCABDG6F?
The SRC pin connects to an external capacitor that sets the Smart Reset setup delay (tSRC) - the minimum time both SR0 and SR1 must remain low before RST is asserted. Typical values range from 0.2 µF (2 s) to 1 µF (10 s), with accuracy dependent on capacitor leakage and PCB layout. The pin draws ~100 nA, requiring low-leakage ceramic or film capacitors placed adjacent to the pin.
How does the VBAT input work, and what external components are required?
VBAT is a high-impedance analog input referenced to a fixed 1.25 V internal comparator. To monitor a battery voltage (e.g., 3.0–4.2 V Li-ion), an external resistor divider scales the battery voltage down to ≤1.25 V at VBAT. For example, a 2:1 divider (e.g., 1 MΩ + 1 MΩ) maps 2.5 V battery to 1.25 V at VBAT. No other passive components are required beyond the divider.
Can RST and BLD outputs be tied together or share a pull-up resistor?
No - RST and BLD are independent open-drain outputs with different assertion conditions (VCC threshold vs. VBAT threshold) and timing behaviors. Sharing a pull-up risks incorrect logic states during partial faults (e.g., BLD active while RST inactive). Each output requires its own pull-up resistor sized per load capacitance and rise-time requirements, typically 10–100 kΩ.
What is the minimum VCC required for the VBAT comparator to operate correctly?
The VBAT comparator requires VCC ≥1.575 V to function - below this, the internal reference and comparator circuitry are not powered. This is explicitly stated in the datasheet: "VCC must be ≥1.575 V for proper operation of the VBAT comparator." At VCC = 1.575 V, the comparator remains functional but BLD assertion timing may vary slightly due to reduced internal bias currents.
STM6505WCABDG6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 8-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.665V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 240ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x2)
STM6505WCABDG6F FAQ
1.How can I place an order for STM6505WCABDG6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6505WCABDG6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6505WCABDG6F reliable?
The price and inventory of STM6505WCABDG6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6505WCABDG6F is usually 5 days.
3.What payment methods are accepted for STM6505WCABDG6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6505WCABDG6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6505WCABDG6F?
STM6505WCABDG6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6505WCABDG6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6505WCABDG6F?
For technical support, including STM6505WCABDG6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6505WCABDG6F requirements.
6.How does Aetrix verify that STM6505WCABDG6F is sourced from the original manufacturer or authorized distributors?
All STM6505WCABDG6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6505WCABDG6F meets industry standards.
7.What is the process for return or replacement of STM6505WCABDG6F?
All STM6505WCABDG6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6505WCABDG6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6505WCABDG6F part is unused and in its original packaging.
Return procedure for STM6505WCABDG6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6505WCABDG6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

