STMicroelectronics STM6519AHARUB6F
- Part No.:
- STM6519AHARUB6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 6-UFDFN
- Datasheet:
-
STM6519AHARUB6F.pdf
- Description:
- IC SUPERVISOR SMART RESET 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:56,916
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6519AHARUB6F from STMicroelectronics is a single-pin, push-button Smart Reset™ supervisor IC designed for delayed, glitch-immune system reset initiation in portable electronics. It features a factory-programmed Smart Reset delay (tSRC) of 4.0 s (typ.), operates from 2.0 V to 5.5 V, draws only 1 µA supply current, and delivers an active-low open-drain reset output (RST) with no fixed pulse width - de-asserting immediately upon SR release. It is used in smartphones and e-readers to distinguish short interrupt presses from long hard resets.
For engineers reviewing the STM6519AHARUB6F datasheet, STM6519AHARUB6F pinout, STM6519AHARUB6F application, or STM6519AHARUB6F equivalent, this page provides verified pin functions, real-world timing behavior (tSRC = 4.0 s, no tREC), UDFN6 package layout, and validated alternatives for push-button reset supervision where extended hold-time discrimination is required.
Technical Context
The STM6519AHARUB6F implements a deterministic digital timer that begins counting only after the SR input is held low for >100 ms (glitch immunity), then asserts RST after exactly 4.0 s (typ.) - with ±20% variation over -40 °C to +85 °C. Its logic threshold on SR is fixed at 0.3 V (low) and 0.85×VCC (high), eliminating external resistor dependency when pull-up is omitted.
No internal voltage monitoring is present (VRST = none); reset assertion is purely time-based and edge-triggered by SR. The device supports test mode entry via overvoltage (VTEST ≥ VCC + 1.1 V), enabling rapid validation using shortened tSRC-SHORT = tSRC/128 ≈ 31 ms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Smart Reset delay (tSRC) | 4.0 s (typ.), factory-programmed; ensures reliable hard reset only after sustained button press - prevents accidental resets from bumps or brief contact. |
| Supply voltage range | 2.0 V to 5.5 V; supports direct integration into 3.3 V and 5 V domains without level-shifting. |
| Supply current (ICC) | 1.0 µA (typ.); enables multi-year battery life in always-on portable devices. |
| Reset output type | Active-low, open-drain RST; allows flexible pull-up selection and voltage-domain isolation. |
| Operating temperature | -40 °C to +85 °C; qualified for consumer handheld and industrial portable equipment environments. |
| Input logic levels | VIL ≤ 0.3 V, VIH ≥ 0.85×VCC; eliminates ambiguity in noisy push-button interfaces. |
| ESD protection | HBM: 2 kV; robust enough for manual assembly and field-replaceable modules. |
Pinout & Package
STM6519AHARUB6F uses the UDFN6 (1.00 mm × 1.45 mm) package with exposed thermal pad, RoHS-compliant and halogen-free (ECOPACK®2). Pin 1 is marked by a dot; pins 5 and 6 are not bonded and must be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RST) | Reset output | Active-low, open-drain; requires external pull-up for logic-high state; high-impedance during power-up until valid VCC established. |
| 2 (VSS) | Ground reference | Primary return path for internal logic and output sink current; must be low-impedance connection to system ground plane. |
| 3 (SR) | Smart Reset input | Active-low push-button interface; no internal pull-up (per part marking "HA"); requires external pull-up or direct switch-to-ground connection. |
| 4 (VCC) | Supply input | 2.0–5.5 V power rail; requires 0.1 µF ceramic decoupling capacitor placed adjacent to pin. |
| 5 (NC) | No connect | Not bonded internally; electrically tied to VSS per datasheet recommendation to minimize noise coupling. |
| 6 (NC) | No connect | Not bonded internally; electrically tied to VSS per datasheet recommendation to maintain package symmetry and thermal stability. |
Key Features
| Feature | Design Value |
|---|---|
| Single-pin Smart Reset™ architecture | Reduces BOM count and PCB footprint by eliminating separate reset controller + RC network; simplifies layout in space-constrained mobile designs. |
| Glitch-immune input detection | Rejects transients <100 ms; ensures only intentional user presses trigger the 4.0 s timer - critical for reliability in pocketed devices. |
| Test mode with feedback | VTEST ≥ VCC + 1.1 V triggers visible RST assertion (tSRC-INI = 42 ms), enabling in-system verification without dedicated test equipment. |
| Factory-programmed tSRC | 4.0 s (typ.) set at wafer level; eliminates post-silicon calibration and guarantees consistent timing across production lots. |
| Undervoltage-safe RST behavior | RST remains high-Z below 2.0 V; prevents spurious reset assertion during brown-out or power ramp-up sequences. |
Applications
| Smartphone System Reset | e-Reader Power Management |
|---|---|
|
Use Scenario: User holds power button for >4 s to force reboot after OS freeze. IC Role / Device Role: Smart Reset input (SR) accepts mechanical switch closure; RST drives processor reset pin with precise 4.0 s delay. Use Value: Eliminates need for dual-button reset sequences or external microcontroller polling - reduces firmware complexity and boot-time latency. |
Use Scenario: E-reader enters deep sleep; long press on home button initiates full system recovery. IC Role / Device Role: SR monitors physical button; RST asserts only after confirmed 4.0 s hold, avoiding false wakeups from vibration or static discharge. Use Value: Extends battery life by preventing unintended wake/resets while maintaining intuitive user control over recovery actions. |
| Portable GPS Navigation | Bluetooth Headset Recovery |
|
Use Scenario: Navigation unit locks during route recalculation; user performs hard reset via side button. IC Role / Device Role: SR connects to momentary switch; RST forces MCU reset after 4.0 s, independent of VCC domain fluctuations. Use Value: Ensures deterministic recovery even under marginal battery voltage (down to 2.0 V), improving field reliability. |
Use Scenario: Headset firmware hangs; user holds multifunction button to restore audio stack. IC Role / Device Role: SR input handles noisy tactile switch; RST output resets Bluetooth SoC without requiring host intervention. Use Value: Enables self-recovery in headless embedded systems - no PC or app needed for basic fault resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar push-button reset supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326XR29D3+T | Fixed 2.93 s reset timeout; no programmable tSRC; includes VCC monitor (2.93 V threshold). | Best suited when voltage brown-out detection is required alongside timed reset - not for pure push-button delay-only use. | Select if system requires both undervoltage lockout and timed reset in one device; avoid if only delay functionality is needed. |
| TPS3808G33DBVR | Adjustable reset delay (via external capacitor); no push-button input logic; standard reset supervisor with VCC monitoring (3.3 V). | Requires external RC network and separate button interface circuitry; adds design complexity and board area. | Choose when fine-grained delay tuning is mandatory and cost-per-function justifies added components and layout effort. |
Compared with MAX6326XR29D3+T and TPS3808G33DBVR, STM6519AHARUB6F uniquely integrates push-button debouncing, fixed 4.0 s delay, and zero-external-component operation - delivering lowest BOM count and highest reliability for dedicated timed-reset applications in portable devices.
Availability
STM6519AHARUB6F is available at Aetrix Electronics and suitable for smartphone system recovery, e-reader power management, and portable GPS navigation requiring stable component supply, guaranteed lead times, and long-term lifecycle support.
Supply support for STM6519AHARUB6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and consumer ICs with strong emphasis on power efficiency and system integration.
The STM6519 belongs to ST's Smart Reset™ supervisor product line, engineered specifically for human-interface-driven reset initiation in battery-powered portable electronics - prioritizing ultra-low quiescent current, compact packaging, and deterministic timing behavior.
FAQ
Does STM6519AHARUB6F include VCC monitoring or brown-out detection?
No. STM6519AHARUB6F has no voltage-monitoring function - its reset assertion is solely time-based and triggered by the SR input. The "A" in the part number explicitly denotes absence of VCC threshold monitoring. It relies entirely on external power integrity; system-level brown-out protection must be implemented separately.
What is the exact behavior of the RST output when SR is released before tSRC expires?
RST remains de-asserted (high-Z for open-drain) - no reset pulse is generated. Only after SR is held low continuously for the full 4.0 s (typ.) does RST go low; releasing SR at any point prior aborts the timer and leaves RST inactive. This ensures zero false resets from accidental presses.
Can STM6519AHARUB6F be used with a 1.8 V supply?
No. The absolute minimum operating voltage is 2.0 V per datasheet Section 3 and Table 3. At 1.8 V, internal logic fails to initialize reliably, and tSRC timing becomes undefined. For 1.8 V systems, consider ST's STM6513 series or alternate supervisors rated down to 1.6 V.
Is there an internal pull-up resistor on the SR pin for STM6519AHARUB6F?
No. Per Table 7 (Package Marking Information) and ordering code "HA", this variant has no internal SR pull-up. An external pull-up resistor (typically 10–100 kΩ to VCC) is required unless the push-button directly shorts SR to ground with no floating state.
STM6519AHARUB6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- -
- Voltage - Threshold:
- -
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
STM6519AHARUB6F FAQ
1.How can I place an order for STM6519AHARUB6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6519AHARUB6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6519AHARUB6F reliable?
The price and inventory of STM6519AHARUB6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6519AHARUB6F is usually 5 days.
3.What payment methods are accepted for STM6519AHARUB6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6519AHARUB6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6519AHARUB6F?
STM6519AHARUB6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6519AHARUB6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6519AHARUB6F?
For technical support, including STM6519AHARUB6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6519AHARUB6F requirements.
6.How does Aetrix verify that STM6519AHARUB6F is sourced from the original manufacturer or authorized distributors?
All STM6519AHARUB6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6519AHARUB6F meets industry standards.
7.What is the process for return or replacement of STM6519AHARUB6F?
All STM6519AHARUB6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6519AHARUB6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6519AHARUB6F part is unused and in its original packaging.
Return procedure for STM6519AHARUB6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6519AHARUB6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
