STMicroelectronics STM6519AUARUB6F
- Part No.:
- STM6519AUARUB6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 6-UFDFN
- Datasheet:
-
STM6519AUARUB6F.pdf
- Description:
- IC SUPERVISOR SMART RESET 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:13,886
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6519AUARUB6F from STMicroelectronics is a single-pin Smart Reset™ supervisory IC that implements programmable extended reset delay (tSRC = 10.0 s typ.) on an active-low push-button input (SR), delivers active-low open-drain reset output (RST), operates from 2.0 V to 5.5 V, draws only 1 µA supply current, and is housed in a 1.00 mm × 1.45 mm UDFN6 package. It enables reliable system recovery in portable consumer electronics by distinguishing short interrupts from hard resets.
For engineers reviewing the STM6519AUARUB6F datasheet, STM6519AUARUB6F pinout, STM6519AUARUB6F application, or STM6519AUARUB6F equivalent, key selection criteria include tSRC = 10.0 s factory setting, absence of tREC (push-button-controlled RST deassertion), SR input with no internal pull-up, and open-drain RST output without internal pull-up - all confirmed in the production datasheet DocID022111 Rev 7.
Technical Context
The STM6519AUARUB6F implements a precision digital timer for Smart Reset functionality: its tSRC delay is factory-programmed to 10.0 s (typ.), with ±20% variation over –40 °C to +85 °C, and uses internal logic to detect sustained SR low assertion before asserting RST. No tREC timeout is programmed, so RST remains asserted only while SR stays low.
It supports test mode entry via SR overvoltage (VCC + 0.9 V to VCC + 1.4 V), triggering a shortened 42 ms (typ.) initial delay (tSRC-INI) and enabling rapid functional verification. The device guarantees high-glitch immunity and safe power-up sequencing across mixed-voltage domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.0 V to 5.5 V - supports direct integration into Li-ion battery-powered systems (2.7–4.2 V) and 3.3 V/5 V logic domains. |
| Supply Current (ICC) | 1.0 µA typ. at 25 °C - enables multi-year battery life in always-on portable devices. |
| tSRC Delay | 10.0 s typ., ±20% over temperature - ensures deliberate user action before hard reset, preventing accidental reboots. |
| SR Input Logic | Active-low, no internal pull-up - requires external pull-up or system-level biasing for proper button interface. |
| RST Output Type | Active-low, open-drain, no internal pull-up - allows level-shifting and wired-OR reset bus configurations. |
| Operating Temp | –40 °C to +85 °C - qualified for industrial and consumer portable equipment environments. |
| ESD Protection | HBM: 2 kV - meets IEC 61000-4-2 Level 2 requirements for handheld device interfaces. |
Pinout & Package
The STM6519AUARUB6F is packaged in a 6-pin UDFN (Ultra-thin Dual Flat No-lead) package measuring 1.00 mm × 1.45 mm with 0.5 mm pitch, ECOPACK®2 compliant (RoHS, halogen-free), and features wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low open-drain reset output; requires external pull-up for logic-high state; asserts when SR held low ≥ tSRC. |
| 2 | VSS | Ground reference; must be connected to system GND; decoupling capacitor (0.1 µF) recommended adjacent to Pin 4. |
| 3 | SR | Smart Reset input; active-low; no internal pull-up (per AUAR suffix); requires external pull-up resistor for default-high operation. |
| 4 | VCC | Positive supply input; accepts 2.0–5.5 V; internal regulation enables stable timing across voltage range. |
| 5 | NC | No connect (not bonded); electrically isolated; must be tied to VSS per datasheet recommendation. |
| 6 | NC | No connect (not bonded); electrically isolated; must be tied to VSS per datasheet recommendation. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable tSRC delay | Factory-set to 10.0 s (typ.), eliminating need for external RC timing components and reducing BOM count. |
| Zero tREC option | No fixed reset pulse width - RST deasserts immediately upon SR release, enabling precise software-controlled reset duration. |
| Low-power supervision | 1 µA typical quiescent current ensures minimal impact on battery runtime in always-on portable systems. |
| Multi-domain compatibility | Open-drain RST and fixed SR threshold allow use across different voltage domains (e.g., VBAT = 3.0 V, VCC = 1.8 V). |
| Test mode with feedback | Overvoltage-triggered test mode provides observable RST behavior (e.g., brief pulse or latch), enabling in-system validation without test fixtures. |
Applications
| Mobile Phone Power Management | e-Book System Recovery |
|---|---|
Use Scenario: User holds power button for >10 s to force hard reboot after OS freeze. IC Role / Device Role / Timing Role: Smart Reset supervisor interprets sustained SR low as hard reset trigger and asserts RST to reset baseband/application processor. Use Value: Prevents accidental reboots from brief presses while guaranteeing recovery from unresponsive states via deliberate long press. | Use Scenario: E-reader hangs during firmware update; user initiates forced recovery. IC Role / Device Role / Timing Role: Provides 10 s tSRC delay before asserting RST, ensuring update process aborts cleanly before hardware reset. Use Value: Eliminates need for dedicated reset button or service port, preserving compact form factor and user experience. |
| MP3 Player Fault Recovery | Portable Navigation Device Watchdog |
Use Scenario: Audio playback locks up; user presses play/pause button for extended period. IC Role / Device Role / Timing Role: SR input tied to shared button; 10 s delay distinguishes UI interrupt from full system reset request. Use Value: Enables single-button dual function (short press = play/pause, long press = reset), reducing mechanical complexity. | Use Scenario: GPS unit fails to acquire satellites after cold start; user forces system restart. IC Role / Device Role / Timing Role: Supervises reset path with open-drain RST, allowing integration into multi-rail power architecture with independent domain control. Use Value: Supports mixed-voltage design (e.g., 3.3 V MCU, 1.2 V RF section) via level-flexible RST signaling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Smart Reset supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM6519AHARUB6F | tSRC = 4.0 s (typ.), same pinout/package, identical SR/RST configuration (no pull-ups, no tREC) | Suitable where shorter user-press duration is preferred (e.g., quick-recovery UI) | Select when 4 s delay better matches human-factor response time and system boot latency. |
| MAX6326UR29+T | Fixed 2.93 V reset threshold, 140 ms reset pulse, SOT-23-3 package, no programmable tSRC | Provides voltage-monitoring reset only; lacks push-button delay intelligence and configurable timing | Choose only if primary requirement is VCC brownout detection-not push-button-initiated delayed reset. |
Compared with STM6519AHARUB6F (4 s tSRC) and MAX6326UR29+T (fixed VTH, no tSRC), the STM6519AUARUB6F uniquely delivers the longest factory-programmed delay (10 s) without tREC, making it optimal for applications requiring maximum user intent confirmation before system reset.
Availability
STM6519AUARUB6F is available at Aetrix Electronics and suitable for mobile phones, e-books, MP3 players, and portable navigation devices requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for STM6519AUARUB6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for automotive, industrial, and consumer markets.
The STM6519 belongs to ST's Smart Reset™ supervisory IC product line, engineered specifically to replace mechanical reset buttons with intelligent, low-power, single-pin push-button reset solutions for space-constrained portable electronics.
FAQ
What is the factory-programmed tSRC value for STM6519AUARUB6F?
The STM6519AUARUB6F has tSRC factory-programmed to 10.0 seconds (typical), with ±20% tolerance over –40 °C to +85 °C. This value is fixed per the "U" in the order code (per Table 6, DocID022111 Rev 7) and cannot be modified in-circuit. No external components affect this timing.
Does STM6519AUARUB6F include internal pull-up resistors on SR or RST?
No. The "A" in the fourth position (AUAR) indicates active-low SR input with no internal pull-up; the "A" in the fifth position confirms active-low open-drain RST output with no internal pull-up. External pull-up resistors must be added for proper button interface and RST bus termination.
Can STM6519AUARUB6F be used in systems with different SR and VCC voltage domains?
Yes - its fixed SR input threshold and open-drain RST output enable cross-domain use (e.g., SR driven from 3.3 V domain, VCC = 1.8 V). However, VCC must power up before or simultaneously with SR voltage to avoid inadvertent test mode entry (VSR > VCC + 0.9 V).
Is there a defined reset pulse width (tREC) for STM6519AUARUB6F?
No. The "R" in the fifth position of the order code (AUAR) explicitly denotes "push-button controlled" - meaning RST deasserts immediately when SR is released, with no factory-programmed tREC. This differs from variants ending in "A", "B", or "F", which specify fixed tREC durations.
STM6519AUARUB6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Reset Timer
- Number of Voltages Monitored:
- -
- Voltage - Threshold:
- -
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1.45x1)
STM6519AUARUB6F FAQ
1.How can I place an order for STM6519AUARUB6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6519AUARUB6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6519AUARUB6F reliable?
The price and inventory of STM6519AUARUB6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6519AUARUB6F is usually 5 days.
3.What payment methods are accepted for STM6519AUARUB6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6519AUARUB6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6519AUARUB6F?
STM6519AUARUB6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6519AUARUB6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6519AUARUB6F?
For technical support, including STM6519AUARUB6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6519AUARUB6F requirements.
6.How does Aetrix verify that STM6519AUARUB6F is sourced from the original manufacturer or authorized distributors?
All STM6519AUARUB6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6519AUARUB6F meets industry standards.
7.What is the process for return or replacement of STM6519AUARUB6F?
All STM6519AUARUB6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6519AUARUB6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6519AUARUB6F part is unused and in its original packaging.
Return procedure for STM6519AUARUB6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6519AUARUB6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
