STMicroelectronics STM6600BQ24DM6F
- Part No.:
- STM6600BQ24DM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 12-WFDFN
- Datasheet:
-
STM6600BQ24DM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 12TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,871
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6600BQ24DM6F from STMicroelectronics is a smart push-button on/off controller with Smart Reset™ and power-on lockout functionality, designed for secure system power sequencing in battery-powered portable electronics. It operates from 1.6 V to 5.5 V, delivers 0.6 µA standby current, integrates a precise 1.5 V ±1% voltage reference, supports debounced PB/SR inputs with ±15 kV air-discharge ESD tolerance, and asserts EN or EN to control external MOSFETs or DC-DC converters in handheld audio/video players and smartphones.
For engineers reviewing the STM6600BQ24DM6F datasheet, STM6600BQ24DM6F pinout, STM6600BQ24DM6F application, or STM6600BQ24DM6F equivalent, this device provides verified push-button startup validation, configurable Smart Reset™ delay via CSRD capacitor, PSHOLD-based power-up confirmation, and dual-mode long-push behavior (EN deassertion or RST assertion) - critical for robust embedded power management design.
Technical Context
The STM6600BQ24DM6F implements a state-machine-based power controller with factory-trimmed voltage thresholds (VTH+ = 3.4 V typ., VTH– hysteresis = 200 mV typ.) and integrated debounce logic (tDEBOUNCE = 18 ms typ.). Its Smart Reset™ function uses an external CSRD capacitor charged by a 1.2 µA current source to set tSRD delay, enabling programmable long-press detection independent of internal timing.
Startup requires PB press + VCC > VTH+, followed by PSHOLD high assertion within tON_BLANK (fixed 250 ms for STM6601; PB-hold-dependent for STM6600). The device distinguishes interrupt sources via INT/PBOUT correlation and provides separate VCCLO output for undervoltage monitoring - all while maintaining industrial-grade operation from –40 °C to +85 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 1.6 V to 5.5 V - supports single-cell Li-ion, NiMH, and 3.3 V/5 V rail systems without external LDO. |
| Standby Current | 0.6 µA - enables multi-year battery life in always-on portable devices with infrequent user interaction. |
| Voltage Reference | 1.5 V ±1% - provides stable, temperature-compensated reference for external ADCs or comparator circuits. |
| ESD Tolerance | ±15 kV air / ±8 kV contact - meets IEC 61000-4-2 Level 4 for direct user interface robustness. |
| Debounce Time | 18 ms typical - eliminates mechanical switch bounce without requiring firmware or external RC networks. |
| PSHOLD Timeout | tON_BLANK = 250 ms (STM6601 variant) - enforces microprocessor readiness check before full system power enable. |
| Smart Reset Delay | Adjustable via CSRD capacitor - sets tSRD from 0 to >1 s using 10 nF–100 nF ceramic capacitors. |
Pinout & Package
STM6600BQ24DM6F is housed in a TDFN12 (2 mm × 3 mm, 0.5 mm pitch) package with wettable flanks, optimized for space-constrained portable PCB layouts and automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Monitored for VTH+ (3.4 V typ.) during startup; requires 0.1 µF local decoupling. |
| 2 SR | Smart Reset™ button input | Active-low input with optional 100 kΩ pull-up; detects simultaneous PB+SR long press for reset initiation. |
| 3 VREF | Precise 1.5 V reference output | Stable ±1% reference enabled post-reset; requires mandatory 1 µF bypass capacitor. |
| 4 PSHOLD | Power-up confirmation input | Must be driven high within tON_BLANK to validate MCU readiness and sustain EN assertion. |
| 5 CSRD | Smart Reset™ delay timing input | Charged by 1.2 µA current; voltage threshold VSRD determines tSRD for long-press qualification. |
| 6 PB | Push-button input | Internal 100 kΩ pull-up; falling edge triggers power-on sequence after tDEBOUNCE filtering. |
| 7 VCCLO | High-threshold comparator output | Active-low open-drain flag indicating VCC < VTH+; used for undervoltage warning or shutdown coordination. |
| 8 PBOUT | Debounced PB status output | Reflects validated PB press state; distinguishes PB-initiated vs. undervoltage-triggered INT events. |
| 9 EN / EN | System power enable output | Push-pull EN (or open-drain EN) directly drives gate of external high-side MOSFET or enable pin of DC-DC converter. |
| 10 RST | Reset signal output | Open-drain active-low reset pulse (tREC = 200 ms typ.) for microcontroller initialization or peripheral reset. |
| 11 INT | Interrupt output | Open-drain flag signaling either PB press (short or long) or VCC undervoltage condition - differentiated via PBOUT. |
| 12 GND | Ground reference | Common return path for all analog and digital functions; must be low-impedance connection to PCB ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Power-Up Validation | PSHOLD-driven confirmation prevents boot under faulty power conditions or unresponsive MCU - critical for field-reliable portable devices. |
| Configurable Smart Reset™ | CSRD capacitor sets tSRD independently of internal clocks, enabling precise long-press timing across voltage/temperature variations. |
| Dual-Mode Long-Push Response | Selectable at factory: either deassert EN to shut down power or assert RST to perform controlled system reset - no firmware modification required. |
| Integrated Voltage Monitoring | VCCLO and INT outputs provide hardware-level undervoltage detection with hysteresis (200 mV), eliminating need for external supervisor ICs. |
| Low-Power System Control | 0.6 µA standby current + 6 µA normal operation enables >10-year shelf life in battery-backed applications like medical wearables. |
Applications
| Smartphone Power Sequencing | Portable Audio Player Startup |
|---|---|
Use Scenario: User powers on smartphone after extended storage; battery voltage may be marginal and MCU boot time variable. IC Role / Device Role / Timing Role: STM6600BQ24DM6F validates VCC > 3.4 V, waits for PSHOLD confirmation from booting SoC, then asserts EN to enable PMIC rails. Use Value: Prevents partial boot failures caused by premature power enable or brown-out during early MCU initialization. |
Use Scenario: Compact MP3 player uses momentary button for ON/OFF; requires glitch-free startup and graceful shutdown on low battery. IC Role / Device Role / Timing Role: Detects PB press, confirms VCC stability, asserts EN to power codec and DAC, and asserts INT on undervoltage to trigger save-and-shutdown. Use Value: Eliminates need for microcontroller-based power management firmware, reducing BOM and firmware development effort. |
| Industrial Handheld Terminal | Bluetooth Headset Power Control |
Use Scenario: Rugged terminal operates in cold environments where battery voltage drops and switch bounce increases. IC Role / Device Role / Timing Role: Provides 18 ms hardware debounce, –40 °C to +85 °C guaranteed operation, and VCCLO flag for battery health monitoring. Use Value: Ensures reliable one-touch power activation despite mechanical wear, temperature drift, and marginal battery charge. |
Use Scenario: Ultra-low-power headset must remain in sub-µA standby for weeks but respond instantly to button press. IC Role / Device Role / Timing Role: Maintains 0.6 µA standby current, wakes system via EN assertion, and uses PBOUT/INT to distinguish button press from battery fault. Use Value: Achieves >6-month shelf life on single coin cell while supporting responsive user interface and battery safety. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart push-button controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G125DBVR | Fixed 1.25 V reset threshold; no PB/SR inputs or Smart Reset™; only supervisory reset, no power enable control. | Lacks push-button interface, PSHOLD validation, and EN output - suitable only for basic reset supervision, not full power sequencing. | Select when only voltage-monitoring reset is needed; not a functional substitute for STM6600BQ24DM6F's power control features. |
| MAX16050ETA+ | Programmable reset timeout and watchdog; no native push-button interface; requires external GPIO for button handling. | Needs MCU firmware to interpret button events; no hardware-based long-press discrimination or PSHOLD coordination. | Choose for complex watchdog + reset scenarios with existing MCU resources; adds software overhead versus STM6600BQ24DM6F's autonomous operation. |
Compared with TPS3808G125DBVR and MAX16050ETA+, STM6600BQ24DM6F uniquely integrates push-button sensing, PSHOLD-based power-up validation, Smart Reset™ delay tuning, and dual-mode long-press response - delivering complete hardware-managed power sequencing without MCU intervention.
Availability
STM6600BQ24DM6F is available at Aetrix Electronics and suitable for smartphone power sequencing, portable audio player startup, industrial handheld terminals, and Bluetooth headset power control requiring stable component supply across extended product lifecycles.
Supply support for STM6600BQ24DM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog solutions for industrial, automotive, and consumer markets.
The STM6600 series belongs to ST's Smart Power Management portfolio, engineered specifically for autonomous, low-power, push-button-driven power sequencing in space- and energy-constrained portable electronics.
FAQ
What is the function of the PSHOLD pin, and why is it required?
The PSHOLD pin confirms successful microprocessor initialization during power-up. After detecting a valid PB press and sufficient VCC, STM6600BQ24DM6F asserts EN only if PSHOLD is driven high within tON_BLANK (250 ms). This prevents system enable when the MCU is unresponsive or fails to initialize, ensuring deterministic boot behavior in portable devices.
How does the CSRD pin adjust Smart Reset™ delay time?
The CSRD pin accepts an external capacitor that charges at 1.2 µA. When voltage across the capacitor reaches VSRD (1.2 V typ.), the Smart Reset™ delay tSRD expires. Using a 47 nF capacitor yields ~47 ms tSRD; scaling linearly allows precise long-press timing from 0 to >1 s - enabling differentiation between intentional reset and accidental button hold.
Can STM6600BQ24DM6F replace a discrete push-button + supervisor IC solution?
Yes - it consolidates push-button debouncing, voltage monitoring (VTH+ = 3.4 V, hysteresis = 200 mV), reset generation (tREC = 200 ms), interrupt signaling, and power-enable control (EN/EN) into a single TDFN12 package. This eliminates at least four discrete components (RC debounce, supervisor, MOSFET driver, reference) and associated layout area and firmware complexity.
Is the VREF output mandatory to use, and what happens if left unconnected?
VREF requires a mandatory 1 µF ceramic capacitor to ground, even if unused. Without it, the internal 1.5 V reference becomes unstable, causing erratic behavior in voltage-sensitive functions like VTH+ comparison and CSRD charging. The capacitor ensures proper reference settling and noise immunity - omission risks startup failure or false undervoltage detection.
STM6600BQ24DM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 12-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Smart ON/OFF Controller
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-TDFN (2x3)
STM6600BQ24DM6F FAQ
1.How can I place an order for STM6600BQ24DM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6600BQ24DM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6600BQ24DM6F reliable?
The price and inventory of STM6600BQ24DM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6600BQ24DM6F is usually 5 days.
3.What payment methods are accepted for STM6600BQ24DM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6600BQ24DM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6600BQ24DM6F?
STM6600BQ24DM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6600BQ24DM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6600BQ24DM6F?
For technical support, including STM6600BQ24DM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6600BQ24DM6F requirements.
6.How does Aetrix verify that STM6600BQ24DM6F is sourced from the original manufacturer or authorized distributors?
All STM6600BQ24DM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6600BQ24DM6F meets industry standards.
7.What is the process for return or replacement of STM6600BQ24DM6F?
All STM6600BQ24DM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6600BQ24DM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6600BQ24DM6F part is unused and in its original packaging.
Return procedure for STM6600BQ24DM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6600BQ24DM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

