My Inquiry
My Account
STMicroelectronics STM6600DU25DM6F
- Part No.:
- STM6600DU25DM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 12-WFDFN
- Datasheet:
-
STM6600DU25DM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 12TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,792
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6600DU25DM6F from STMicroelectronics is a smart push-button on/off controller with Smart Reset™ and power-on lockout functionality, designed for secure system power sequencing in battery-powered portable electronics. It operates from 1.6 V to 5.5 V, draws only 0.6 µA in standby, features a precise 1.5 V ±1% voltage reference, and supports debounced PB/SR inputs with ±15 kV air-discharge ESD protection - used in smartphones, audio players, and PDAs for reliable cold-start and undervoltage-safe power control.
For engineers reviewing the STM6600DU25DM6F datasheet, STM6600DU25DM6F pinout, STM6600DU25DM6F application, or STM6600DU25DM6F equivalent, this device delivers configurable startup confirmation (PSHOLD), adjustable Smart Reset™ delay via CSRD capacitor, active-high/low enable output control of MOSFETs or DC-DC converters, and dual-interrupt sources (PB press or VCC undervoltage) - critical for robust embedded power management design.
Technical Context
The STM6600 implements a state-machine-based power sequencer that validates supply voltage (VTH+ = 3.4 V typ.) before asserting EN, requiring PSHOLD to be pulled high within tON_BLANK to confirm microprocessor readiness. Its Smart Reset™ logic uses external CSRD capacitance to set tSRD delay (e.g., 100 nF → ~250 ms), enabling user-defined long-press reset timing independent of internal thresholds.
It integrates dual comparators (VTH+/VTH− hysteresis = 200 mV typ.), glitch-immune edge detection on PB/SR, and separate open-drain outputs for VCCLO (undervoltage flag), INT (combined interrupt), and RST (reset pulse), all synchronized to a 1.5 V reference stable over −40 °C to +85 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 1.6 V to 5.5 V - supports single-cell Li-ion, NiMH, and 3.3 V/5 V rail systems without external regulators. |
| Standby Current | 0.6 µA - enables multi-year battery life in always-on portable devices with infrequent button interaction. |
| Voltage Reference | 1.5 V ±1% - provides accurate thresholding for external ADCs or comparator biasing, stable across temperature. |
| ESD Protection | ±15 kV air / ±8 kV contact - eliminates need for external TVS diodes on PB/SR lines in handheld consumer designs. |
| Startup Confirmation | tON_BLANK timeout - enforces processor boot readiness check before enabling main power, preventing failed boot cycles. |
| Smart Reset Delay | Adjustable via CSRD capacitor - allows field-tunable long-press reset duration (e.g., 100 nF → 250 ms) without firmware changes. |
| Temperature Range | −40 °C to +85 °C - qualified for industrial and consumer portable equipment operating in uncontrolled environments. |
Pinout & Package
STM6600DU25DM6F is housed in a TDFN12 (2 mm × 3 mm, 0.5 mm pitch) thermally enhanced package with exposed pad for improved heat dissipation in compact PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Main supply rail; monitored for VTH+ during startup and VTH− during operation; requires 0.1 µF local decoupling. |
| 2 SR | Smart Reset™ button input | Active-low input for secondary reset button; factory-trimmed threshold; ±8 kV HBM ESD rated; optional internal 100 kΩ pull-up. |
| 3 VREF | Precise 1.5 V reference output | Stable 1.5 V ±1% source for external circuitry; requires mandatory 1 µF ceramic capacitor even if unused. |
| 4 PSHOLD | Power supply hold confirmation | Input confirming MCU readiness; internal pull-down during startup; must go high within tON_BLANK to sustain EN assertion. |
| 5 CSRD | Smart Reset™ delay time setting | Capacitor-to-ground node controlling tSRD delay; charged by ISRD current; determines long-press recognition window. |
| 6 PB | Push-button ON switch input | Active-low primary power button; internal 100 kΩ pull-up; debounced for >50 ms; triggers EN assertion when VCC > VTH+. |
| 7 VCCLO | High-threshold comparator output | Open-drain flag low when VCC < VTH+ (startup) or VCC < VTH− (undervoltage); requires 10 kΩ pull-up. |
| 8 PBOUT | Debounced PB status output | Open-drain mirror of PB state; stays low ≥tINT_Min after valid press; ignored during undervoltage or tON_BLANK. |
| 9 EN | Enable output (active-high) | Push-pull output driving MOSFET gate or DC-DC EN pin; asserted after valid PB press + VCC validation + PSHOLD confirmation. |
| 10 RST | Reset output | Open-drain reset pulse (tREC duration) triggered at startup or long PB+SR press; requires 10 kΩ pull-up. |
| 11 INT | Interrupt output | Open-drain combined interrupt for PB press or VCC undervoltage; duration ≥tINT_Min; polarity indicates source via PBOUT state. |
| 12 GND | Ground reference | System ground return; connected to exposed thermal pad for optimal thermal performance in TDFN12 package. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Power-On Lockout | Enforces PSHOLD confirmation within tON_BLANK to prevent false starts due to unstable MCU initialization or faulty switches. |
| Adjustable Smart Reset™ Timing | CSRD capacitor sets tSRD delay independently of internal logic - enables product-specific long-press behavior without firmware updates. |
| Dual-Source Interrupt | Single INT pin signals both PB press and VCC undervoltage events; PBOUT state differentiates cause - reduces GPIO count on host MCU. |
| Integrated 1.5 V ±1% Reference | Eliminates need for external precision reference IC in systems requiring calibrated sensing or biasing near 1.5 V. |
| Industrial Temperature Operation | Validated from −40 °C to +85 °C - ensures reliable power sequencing in automotive infotainment, ruggedized terminals, and outdoor portable gear. |
Applications
| Smartphone Power Sequencing | Portable Audio Player Control |
|---|---|
|
Use Scenario: Cold-start from depleted battery with automatic power-on lockout until baseband processor confirms readiness. IC Role / Device Role / Timing Role: Primary power controller enforcing tON_BLANK timeout and PSHOLD handshake before enabling PMIC rails. Use Value: Prevents boot failure and repeated power cycling caused by premature EN assertion before MCU firmware initialization completes. |
Use Scenario: Single-button ON/OFF with long-press reset and undervoltage shutdown in Bluetooth headphones. IC Role / Device Role / Timing Role: Push-button interface manager generating EN, RST, and INT signals synchronized to VCC monitoring and CSRD-adjusted delays. Use Value: Enables unified mechanical interface for power, reset, and fault recovery - reducing BOM count and PCB space vs. discrete logic solutions. |
| Industrial Handheld Terminal | Medical PDA Power Management |
|
Use Scenario: Reliable power-up under variable battery voltage (2.8–4.2 V) with ESD-hardened PB/SR inputs in warehouse scanners. IC Role / Device Role / Timing Role: Robust push-button sequencer with ±15 kV air-discharge ESD protection and −40 °C to +85 °C operation. Use Value: Eliminates field failures from electrostatic discharge on buttons and ensures startup validity across wide temperature and voltage ranges. |
Use Scenario: Fail-safe power control in battery-operated medical diagnostic PDAs requiring precise undervoltage detection and reset coordination. IC Role / Device Role / Timing Role: Dual-threshold monitor (VTH+/VTH−) with 200 mV hysteresis and 1.5 V ±1% reference for calibrated low-battery warning. Use Value: Guarantees consistent low-voltage cutoff across units and lifetimes - critical for regulatory compliance and patient safety assurance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart push-button controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33 | Fixed 3.3 V reset threshold; no PSHOLD handshake or Smart Reset™ delay adjustment; lacks VREF output and PBOUT status pin. | Designed for simple supervisor reset, not full push-button power sequencing with user-interactive timing. | Select when only basic voltage monitoring and fixed-reset timing are required - not suitable for secure startup or long-press customization. |
| MAX16054 | Programmable reset timeout via resistor; no integrated push-button debounce, CSRD delay, or VREF; higher standby current (2 µA). | Targets industrial power supply sequencing, not portable device user-interface power control. | Choose for high-voltage (up to 28 V) systems needing programmable reset delay but lacking PB/SR interface requirements. |
Compared with TPS3808G33 and MAX16054, STM6600DU25DM6F uniquely combines secure PSHOLD-confirmed startup, field-adjustable Smart Reset™ timing, and integrated 1.5 V reference - making it the only option for portable designs requiring user-interactive power control with guaranteed boot integrity.
Availability
STM6600DU25DM6F is available at Aetrix Electronics and suitable for smartphone power sequencing, portable audio player control, industrial handheld terminals, and medical PDA power management requiring stable component supply and long-term lifecycle support.
Supply support for STM6600DU25DM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering innovative analog, mixed-signal, and power management solutions for industrial, automotive, and consumer markets.
STM6600DU25DM6F belongs to ST's Smart Power On/Off Controller product line, engineered specifically for secure, ESD-hardened, and energy-efficient power sequencing in battery-powered portable electronics.
FAQ
What is the function of the PSHOLD pin, and why is it required?
The PSHOLD pin confirms microprocessor readiness during startup: it must be driven high within the tON_BLANK timeout (typically 100–200 ms) after PB press to sustain EN assertion. This prevents false power-on when the MCU is unresponsive or initializing - a hardware-enforced handshake ensuring system-level boot integrity without software dependency.
Can the STM6600DU25DM6F operate without connecting the VREF pin?
Yes, but a 1 µF ceramic capacitor must still be connected to VREF even if the 1.5 V reference is unused. This capacitor stabilizes internal biasing and is mandatory per datasheet Section 2.3; omitting it risks erratic startup behavior, incorrect threshold detection, or failure to assert EN reliably.
How does the CSRD capacitor affect Smart Reset™ timing?
The CSRD capacitor sets the Smart Reset™ delay time (tSRD) by charging at a constant ISRD current (~1 µA) until reaching VSRD threshold (~1.2 V). For example, a 100 nF capacitor yields tSRD ≈ 250 ms. This externally adjustable delay defines how long PB and SR must be held simultaneously to trigger RST or EN deassertion - enabling product-specific long-press behavior.
What distinguishes STM6600 from STM6601 in terms of startup behavior?
STM6600 requires the PB button to remain pressed until PSHOLD is confirmed; releasing PB before PSHOLD goes high causes EN deassertion. STM6601 instead uses a fixed tON_BLANK window: PB can be released immediately after press, and PSHOLD confirmation must occur before tON_BLANK expires - providing more flexible user interaction while maintaining fail-safe startup validation.
STM6600DU25DM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 12-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Smart ON/OFF Controller
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-TDFN (2x3)
STM6600DU25DM6F FAQ
1.How can I place an order for STM6600DU25DM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6600DU25DM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6600DU25DM6F reliable?
The price and inventory of STM6600DU25DM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6600DU25DM6F is usually 5 days.
3.What payment methods are accepted for STM6600DU25DM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6600DU25DM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6600DU25DM6F?
STM6600DU25DM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6600DU25DM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6600DU25DM6F?
For technical support, including STM6600DU25DM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6600DU25DM6F requirements.
6.How does Aetrix verify that STM6600DU25DM6F is sourced from the original manufacturer or authorized distributors?
All STM6600DU25DM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6600DU25DM6F meets industry standards.
7.What is the process for return or replacement of STM6600DU25DM6F?
All STM6600DU25DM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6600DU25DM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6600DU25DM6F part is unused and in its original packaging.
Return procedure for STM6600DU25DM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6600DU25DM6F Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
