STMicroelectronics STM6601AU2DDM6F
- Part No.:
- STM6601AU2DDM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 12-WFDFN
- Datasheet:
-
STM6601AU2DDM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 12TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:17,939
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6601AU2DDM6F from STMicroelectronics is a smart push-button on/off controller with Smart Reset™ and power-on lockout functionality, designed for secure system power sequencing in battery-powered portable electronics. It operates from 1.6 V to 5.5 V, delivers 0.6 µA standby current, features a precise 1.5 V ±1% voltage reference, supports adjustable Smart Reset™ delay via external CSRD capacitor, and enforces fixed tON_BLANK power-up confirmation - used in smartphones, audio players, and PDAs to prevent faulty turn-on.
For engineers reviewing the STM6601AU2DDM6F datasheet, STM6601AU2DDM6F pinout, STM6601AU2DDM6F application, or STM6601AU2DDM6F equivalent, this device is selected for ultra-low-power push-button interface design requiring fail-safe startup validation, undervoltage detection, interrupt generation, and MOSFET/DC-DC enable control in space-constrained portable systems.
Technical Context
The STM6601 implements a deterministic power-up sequence where PB press initiates startup, but EN assertion requires PSHOLD confirmation within a fixed tON_BLANK window - unlike the STM6600's PB-hold-dependent timing. Its internal logic combines debounced edge detection on PB/SR inputs, factory-trimmed VTH+ (3.4 V typ.) and VTH− thresholds, and glitch-immune SRD timing based on CSRD capacitor charging current (ISRD = 1.2 µA typ.).
It integrates dual-purpose outputs: open-drain INT signals undervoltage or PB press events (distinguishable via PBOUT), while push-pull EN directly drives external power devices. The 1.5 V reference (1% accuracy, 30 ppm/°C drift) powers external monitoring circuits and remains active only during normal operation - disabled in standby.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 1.6 V to 5.5 V - supports single-cell Li-ion, Li-polymer, and multi-cell alkaline systems without external LDO. |
| Standby Current | 0.6 µA - enables multi-year battery life in always-on portable devices with infrequent user interaction. |
| Voltage Reference | 1.5 V ±1% - provides stable, temperature-compensated reference for external ADCs or comparators. |
| tON_BLANK | Fixed 250 ms - enforces processor-level power-up confirmation to prevent boot failure due to faulty switches or unresponsive MCUs. |
| ESD Protection | ±15 kV air / ±8 kV contact - eliminates need for external TVS diodes on PB/SR lines in handheld consumer designs. |
| Debounce Period | 20 ms (typ.) - rejects mechanical switch bounce without firmware intervention or RC filtering. |
| Smart Reset™ Delay | Adjustable via CSRD capacitor (tSRD = CSRD × 0.83 s/µF) - enables field-tunable long-press reset timing from ~100 ms to >5 s. |
Pinout & Package
STM6601AU2DDM6F is housed in a TDFN12 (2 mm × 3 mm, 0.5 mm pitch) thermally enhanced package with exposed thermal pad, optimized for compact portable PCB layouts and efficient heat dissipation in high-density applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Main supply rail; monitored for VTH+ (3.4 V) during startup and VTH− (3.2 V) during operation. |
| 2 SR | Smart Reset™ button input | Active-low input; combined with PB for long-press RST assertion or EN deassertion - factory-trimmed threshold, ±8 kV HBM ESD rated. |
| 3 VREF | Precise 1.5 V reference output | Stable 1.5 V ±1% source for external circuitry; requires mandatory 1 µF decoupling capacitor even if unused. |
| 4 PSHOLD | Power-up confirmation input | Input must be driven high within tON_BLANK (250 ms) to validate successful MCU boot and sustain EN assertion. |
| 5 CSRD | Smart Reset™ delay timing input | Connects to external capacitor to set tSRD; charged by 1.2 µA internal current source - defines long-press duration before RST/EN action. |
| 6 PB | Push-button input | Active-low input with internal 100 kΩ pull-up; detects falling edge for power-on, interrupt, or long-press initiation. |
| 7 VCCLO | High-threshold comparator output | Open-drain signal low when VCC < VTH+ (startup) or VCC < VTH− (undervoltage); requires 10 kΩ pull-up. |
| 8 PBOUT | Debounced PB status output | Open-drain output mirroring PB state after 20 ms debounce; used to distinguish PB-triggered vs. undervoltage-triggered INT. |
| 9 EN | Enable output | Push-pull output driving MOSFET gate or DC-DC enable pin; asserted only after valid PB press + PSHOLD confirmation. |
| 10 RST | Reset output | Open-drain active-low reset pulse (tREC = 200 ms) triggered at startup or on long PB+SR press - requires 10 kΩ pull-up. |
| 11 INT | Interrupt output | Open-drain active-low interrupt indicating PB press or VCC undervoltage - duration ≥ tINT_Min (10 ms). |
| 12 GND | Ground reference | System ground return; connected to exposed thermal pad for improved thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| Secure Power-On Lockout | Enforces tON_BLANK (250 ms) PSHOLD confirmation window - prevents false turn-on from switch bounce or MCU hang. |
| Smart Reset™ Timing Control | CSRD capacitor sets tSRD independently of internal timing - enables field-adjustable long-press behavior without firmware change. |
| Dual-Event Interrupt Differentiation | PBOUT status allows hardware-level distinction between PB-initiated and undervoltage-initiated INT assertions - reduces MCU polling overhead. |
| Integrated Precision Reference | 1.5 V ±1% reference with 30 ppm/°C TC - replaces external reference ICs in battery-monitoring or ADC biasing circuits. |
| Ultra-Low Standby Consumption | 0.6 µA quiescent current - extends shelf life and runtime in devices with infrequent user interaction (e.g., remote controls, wearables). |
Applications
| Smartphone Power Sequencing | Portable Audio Player Startup |
|---|---|
Use Scenario: User presses power button to boot device; MCU must initialize before enabling main power rails. IC Role / Device Role / Timing Role: STM6601 acts as hardware-enforced power sequencer - asserts EN only after MCU pulls PSHOLD high within 250 ms. Use Value: Prevents boot failure from stuck buttons or non-responsive processors, eliminating need for manual battery disconnect recovery. |
Use Scenario: Headphone amplifier and DAC powered from single Li-ion cell; requires clean power-up and undervoltage shutdown. IC Role / Device Role / Timing Role: Monitors VCC and asserts INT on undervoltage (VCC < 3.2 V), triggering graceful shutdown before brownout resets MCU. Use Value: Avoids audio artifacts and data corruption by disabling analog stages before supply collapse - no software dependency. |
| Industrial Handheld Terminal | Medical PDA Power Management |
Use Scenario: Rugged terminal used in warehouses; subjected to repeated button presses and ESD events near metal enclosures. IC Role / Device Role / Timing Role: Provides ESD-hardened PB/SR interface (±15 kV air) and debounced inputs - eliminates external protection components. Use Value: Reduces BOM count and PCB area while meeting IEC 61000-4-2 Level 4 compliance without layout compromises. |
Use Scenario: Battery-powered medical PDA storing patient data; requires guaranteed power-down on low battery to preserve memory integrity. IC Role / Device Role / Timing Role: Uses VREF (1.5 V ±1%) to feed external ADC measuring battery voltage - enables accurate SOC estimation. Use Value: Enables precise end-of-life warning and safe hibernation before critical voltage drop - meets IEC 62304 safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar push-button power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Fixed 3.3 V reset threshold; no PB/SR logic, no tON_BLANK, no Smart Reset™ delay adjustment. | Only provides basic supply monitoring and reset - lacks push-button interface, interrupt, or power sequencing logic. | Select when only voltage supervision is needed; not suitable for button-driven power-on or secure startup validation. |
| MAX16054ETA+ | Programmable reset threshold (0.5–5 V); includes watchdog timer but no integrated PB debouncing or PSHOLD lockout. | Supports flexible reset configuration but requires external logic/MCU for push-button handling and startup confirmation. | Choose for custom reset timing in MCU-based systems; adds design complexity versus STM6601's all-in-one solution. |
Compared with TPS3808G33DBVR and MAX16054ETA+, the STM6601AU2DDM6F uniquely integrates push-button interface, fixed tON_BLANK lockout, Smart Reset™ delay tuning, and dual-event interrupt differentiation - reducing external component count and firmware burden in portable power management.
Availability
STM6601AU2DDM6F is available at Aetrix Electronics and suitable for smartphone power sequencing, portable audio player startup, industrial handheld terminals, and medical PDA power management requiring stable component supply across extended production lifecycles.
Supply support for STM6601AU2DDM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering innovative solutions across automotive, industrial, and consumer markets with strong IP in power management and mixed-signal ICs.
The STM6601 belongs to ST's Smart Power On/Off Controller product line, engineered specifically for ultra-low-power, secure, and ESD-hardened push-button interface in space- and energy-constrained portable electronics.
FAQ
What is the function of the PSHOLD pin on STM6601AU2DDM6F?
The PSHOLD pin serves as a hardware-based power-up confirmation signal. During startup, the MCU must drive PSHOLD high within the fixed tON_BLANK window (250 ms) to validate successful initialization and sustain the EN output. If unconfirmed, EN deasserts - preventing unreliable system boot from faulty switches or hung processors. This is a core fail-safe feature distinguishing STM6601 from simpler supervisors.
How does the CSRD pin adjust Smart Reset™ timing?
The CSRD pin accepts an external capacitor to ground, which charges at a constant 1.2 µA current. When voltage across the capacitor reaches the internal VSRD threshold (~1.2 V), the Smart Reset™ delay tSRD expires. With tSRD = CSRD × 0.83 s/µF, a 100 nF capacitor yields ~83 ms delay - enabling precise, field-tunable long-press behavior for reset or power-down without firmware changes.
Can STM6601AU2DDM6F generate both reset and interrupt signals simultaneously?
No - it generates mutually exclusive actions based on timing and input conditions. A short PB press triggers INT during normal operation; a long PB+SR press asserts RST (if configured for RST-on-long-press) or deasserts EN (if configured for EN-deassert-on-long-press). Undervoltage also asserts INT, but RST is only active at startup or on confirmed long-press - never concurrently with INT under the same event.
Is the VREF output required to be used in every application?
No - the VREF output is optional but its decoupling capacitor is mandatory. Even if unused, a 1 µF ceramic capacitor must be placed on VREF to stabilize internal reference circuitry and ensure proper device operation. Omitting it risks erratic behavior in reset timing, threshold detection, and INT assertion - per ST's design guidelines in Section 2 of the datasheet.
STM6601AU2DDM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 12-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Smart ON/OFF Controller
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 240ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-TDFN (2x3)
STM6601AU2DDM6F FAQ
1.How can I place an order for STM6601AU2DDM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6601AU2DDM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6601AU2DDM6F reliable?
The price and inventory of STM6601AU2DDM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6601AU2DDM6F is usually 5 days.
3.What payment methods are accepted for STM6601AU2DDM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6601AU2DDM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6601AU2DDM6F?
STM6601AU2DDM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6601AU2DDM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6601AU2DDM6F?
For technical support, including STM6601AU2DDM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6601AU2DDM6F requirements.
6.How does Aetrix verify that STM6601AU2DDM6F is sourced from the original manufacturer or authorized distributors?
All STM6601AU2DDM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6601AU2DDM6F meets industry standards.
7.What is the process for return or replacement of STM6601AU2DDM6F?
All STM6601AU2DDM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6601AU2DDM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6601AU2DDM6F part is unused and in its original packaging.
Return procedure for STM6601AU2DDM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6601AU2DDM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

