STMicroelectronics STM6601CM2DDM6F
- Part No.:
- STM6601CM2DDM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 12-WFDFN
- Datasheet:
-
STM6601CM2DDM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 12TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:37,965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6601CM2DDM6F from STMicroelectronics is a smart push-button on/off controller with Smart Reset™ and power-on lockout, designed for secure system power sequencing in battery-powered portable electronics. It features 1.6–5.5 V operating range, 0.6 µA standby current, fixed tON_BLANK power-up blanking time, debounced PB/SR inputs, ±15 kV air-discharge ESD protection, and active-high/low enable output (EN/EN) for MOSFET or DC-DC control - deployed in smartphones and audio players requiring fail-safe startup.
For engineers reviewing the STM6601CM2DDM6F datasheet, STM6601CM2DDM6F pinout, STM6601CM2DDM6F application, or STM6601CM2DDM6F equivalent, this device delivers precise 1.5 V reference (±1% accuracy), industrial –40 to +85 °C operation, TDFN12 2 × 3 mm package, and deterministic power-up confirmation via PSHOLD timing - critical for embedded systems with unresponsive microcontrollers or faulty switches.
Technical Context
The STM6601 implements a state-machine-based power controller with dual voltage monitoring: VTH+ (3.4 V typ.) for startup validation and VTH– for undervoltage detection (200 mV hysteresis). Its Smart Reset™ delay (tSRD) is externally adjustable via CSRD capacitor charging at 1.2 µA, enabling configurable long-push recognition independent of internal timers.
Unlike the STM6600, the STM6601 enforces fixed tON_BLANK timeout (120 ms typ.) for PSHOLD confirmation during power-up - preventing false turn-on if the host processor fails to assert PSHOLD. All outputs (RST, INT, VCCLO, PBOUT) are open-drain with 10 kΩ pull-up support, while EN/EN is push-pull with <0.4 V low-level drive at 4 mA sink.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 1.6 V to 5.5 V - supports single-cell Li-ion, NiMH, and 3.3 V/5 V rail systems without external regulation. |
| Standby Current | 0.6 µA - enables multi-year battery life in always-on portable devices with infrequent user interaction. |
| tON_BLANK | 120 ms (typ.) - fixed blanking window after power-on during which PSHOLD must be asserted to confirm valid startup. |
| VREF Accuracy | ±1% over –40 to +85 °C - provides stable 1.5 V reference for ADC biasing or comparator thresholds without calibration. |
| ESD Protection | ±15 kV (air), ±8 kV (contact) - meets IEC 61000-4-2 Level 4 for robust front-panel button interfaces. |
| Debounce Time | 20 ms (typ.) - eliminates mechanical switch bounce without firmware intervention or external RC networks. |
| Output Drive | EN/EN: push-pull, 4 mA sink; RST/INT/VCCLO/PBOUT: open-drain - simplifies interface to both CMOS logic and discrete FET gates. |
Pinout & Package
STM6601CM2DDM6F is housed in a 12-pin TDFN (Thin Dual Flat No-lead) package measuring 2 mm × 3 mm with 0.5 mm pitch and exposed thermal pad. The package supports reflow soldering per JEDEC J-STD-020 and provides low thermal resistance for sustained operation in compact enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Monitored for VTH+ (3.4 V) during startup; requires 0.1 µF local decoupling. |
| 2 SR | Smart Reset™ button input | Active-low input with factory-trimmed threshold; accepts open-drain or push-pull drive; ±8 kV HBM ESD rated. |
| 3 VREF | Precise 1.5 V reference output | 1% accurate reference; requires mandatory 1 µF ceramic capacitor even if unused. |
| 4 PSHOLD | Power supply hold confirmation | Must be driven high within tON_BLANK (120 ms) to validate startup; internal pull-down during boot. |
| 5 CSRD | Smart Reset™ delay timing | Capacitor-to-ground sets tSRD; charged at 1.2 µA; no cap = immediate long-push recognition. |
| 6 PB | Push-button input | Active-low with internal 100 kΩ pull-up; detects falling edge for power-on and interrupt events. |
| 7 VCCLO | High-threshold comparator output | Open-drain, active-low signal indicating VCC < VTH+; floats in standby mode. |
| 8 PBOUT | Debounced PB status | Open-drain output mirroring PB state after 20 ms debounce; ignores PB during undervoltage. |
| 9 EN / EN | System power enable | Push-pull output; EN active-high, EN active-low - directly drives N-channel MOSFET gate or DC-DC EN pin. |
| 10 RST | Reset assertion output | Open-drain, active-low; asserts for tREC (200 ms typ.) after valid power-on or long-push (RST option). |
| 11 INT | Interrupt output | Open-drain, active-low; signals PB press or VCC undervoltage; duration ≥ tINT_Min (10 ms). |
| 12 GND | Ground reference | Return path for all internal circuits and external pull-ups; connects to exposed thermal pad. |
Key Features
| Feature | Design Value |
|---|---|
| Smart Reset™ with adjustable tSRD | External CSRD capacitor sets reset delay from 0 to >1 s - enables field-tunable long-press behavior without firmware change. |
| Fail-safe power-on lockout | tON_BLANK enforcement ensures host MCU confirms readiness before enabling system power - prevents boot failure on hung processors. |
| Dual-role PB input | Single push-button serves as power-on trigger, interrupt source, and long-press initiator - reduces BOM count and PCB space. |
| Integrated 1.5 V reference | 1% accuracy over temperature and supply - eliminates need for external reference IC in precision sensing or analog subsystems. |
| Robust ESD-hardened I/O | ±15 kV air / ±8 kV contact ESD on PB/SR pins - sustains repeated user interaction without protection diodes or layout overhead. |
Applications
| Smartphone Power Sequencing | Portable Audio Player Startup |
|---|---|
|
Use Scenario: User presses power button to wake device from deep sleep; MCU must initialize before enabling main power rails. IC Role / Device Role / Timing Role: STM6601 monitors PB press, validates VCC, enforces tON_BLANK, and asserts EN only after PSHOLD confirmation - acting as hardware-enforced power gatekeeper. Use Value: Prevents partial boot and latch-up when MCU fails to respond, improving field reliability and eliminating "bricked" units due to firmware hangs. |
Use Scenario: Compact MP3 player uses momentary button for ON/OFF; battery voltage drops near end-of-life, risking unstable startup. IC Role / Device Role / Timing Role: STM6601 detects VCC < VTH+ (3.4 V) and holds EN deasserted; asserts INT to notify MCU of undervoltage condition. Use Value: Avoids erratic behavior or data corruption by blocking power enable until sufficient battery voltage is restored. |
| Industrial Handheld Terminal | Bluetooth Headset Power Management |
|
Use Scenario: Rugged terminal operates in cold environments; battery voltage sags during transmit bursts, triggering unintended resets. IC Role / Device Role / Timing Role: STM6601's 200 mV hysteresis on VTH– prevents chatter during transient dips; VCCLO output flags undervoltage without disrupting EN. Use Value: Maintains system uptime during RF transmission surges while providing clean fault signaling to host firmware. |
Use Scenario: Wireless headset uses single button for power and pairing; long-press must initiate factory reset without MCU involvement. IC Role / Device Role / Timing Role: STM6601 asserts RST for 200 ms upon simultaneous PB+SR press - performs hardware-level reset independent of firmware state. Use Value: Enables recovery from corrupted Bluetooth stack or flash memory errors without disassembly or service tools. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart push-button controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM6600CM2DDM6F | Uses PB-hold duration (not fixed tON_BLANK) for startup confirmation; lacks enforced PSHOLD timing window. | Suitable where host MCU responds immediately on power-up; less tolerant of slow-boot processors. | Select STM6600 only if system guarantees sub-120 ms PSHOLD assertion - otherwise STM6601 provides stronger fail-safe behavior. |
| TPS3808G12DBVR | Fixed 1.2 V reset threshold; no PB/SR inputs, no Smart Reset™, no tON_BLANK; only supervisory reset function. | Limited to basic power-good monitoring; cannot replace STM6601's push-button interface or power sequencing logic. | Use only as supplemental voltage monitor - not a functional substitute for push-button control or startup lockout. |
Compared with STM6600CM2DDM6F, STM6601CM2DDM6F adds deterministic tON_BLANK enforcement for robust MCU coordination; versus TPS3808G12DBVR, it integrates full push-button state machine, Smart Reset™, and dual-mode enable output - making it a complete power sequencer rather than a simple supervisor.
Availability
STM6601CM2DDM6F is available at Aetrix Electronics and suitable for smartphone power sequencing, portable audio player startup, industrial handheld terminals, and Bluetooth headset power management requiring stable component supply across extended production lifecycles.
Supply support for STM6601CM2DDM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, and analog/mixed-signal devices for industrial, automotive, and consumer markets.
The STM6600/6601 series belongs to ST's Smart Power-On Controller product line, engineered specifically for fail-safe, low-power push-button interface and power sequencing in portable and battery-operated equipment.
FAQ
What is the purpose of the PSHOLD pin on STM6601CM2DDM6F?
The PSHOLD pin enforces a fixed 120 ms tON_BLANK window after power-on during which the host processor must drive it high to confirm successful startup. If unasserted within this period, EN deasserts to prevent unreliable system boot - a hardware-level safeguard against hung or uninitialized MCUs.
Can STM6601CM2DDM6F operate with a 1.8 V supply?
Yes. STM6601CM2DDM6F supports 1.6 V to 5.5 V operation. At 1.8 V, VTH+ remains functional (3.4 V threshold is internally generated), but VCC must exceed VTH+ for startup - meaning 1.8 V supply alone cannot satisfy VTH+, so it must be used with higher-voltage rails or external supervision.
How does the CSRD pin affect Smart Reset™ behavior?
The CSRD pin accepts an external capacitor that sets tSRD - the additional time PB and SR must be held together before long-press recognition. Charging current is 1.2 µA; tSRD ≈ 1.2 µA × C. With no capacitor, tSRD = 0 and long-press triggers immediately after minimum interrupt time (10 ms).
Is the VREF output mandatory to use even if not connected to circuitry?
Yes. A 1 µF ceramic capacitor must be placed on VREF regardless of usage. This stabilizes the internal reference buffer and prevents oscillation or excessive supply current - omission risks erratic EN/RST behavior and violates ST's layout requirements per datasheet Section 2.
STM6601CM2DDM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 12-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Smart ON/OFF Controller
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.1V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 240ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-TDFN (2x3)
STM6601CM2DDM6F FAQ
1.How can I place an order for STM6601CM2DDM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6601CM2DDM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6601CM2DDM6F reliable?
The price and inventory of STM6601CM2DDM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6601CM2DDM6F is usually 5 days.
3.What payment methods are accepted for STM6601CM2DDM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6601CM2DDM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6601CM2DDM6F?
STM6601CM2DDM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6601CM2DDM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6601CM2DDM6F?
For technical support, including STM6601CM2DDM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6601CM2DDM6F requirements.
6.How does Aetrix verify that STM6601CM2DDM6F is sourced from the original manufacturer or authorized distributors?
All STM6601CM2DDM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6601CM2DDM6F meets industry standards.
7.What is the process for return or replacement of STM6601CM2DDM6F?
All STM6601CM2DDM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6601CM2DDM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6601CM2DDM6F part is unused and in its original packaging.
Return procedure for STM6601CM2DDM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6601CM2DDM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

