STMicroelectronics STM6601CQ2BDM6F
- Part No.:
- STM6601CQ2BDM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 12-WFDFN
- Datasheet:
-
STM6601CQ2BDM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 12TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:27,457
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6601CQ2BDM6F from STMicroelectronics is a smart push-button on/off controller with Smart Reset™ and power-on lockout functionality, designed for secure system power sequencing in battery-powered portable electronics. It operates from 1.6 V to 5.5 V, delivers 0.6 µA standby current, features a precise 1.5 V ±1% voltage reference, supports adjustable Smart Reset™ delay via external CSRD capacitor, and enforces fixed tON_BLANK power-up confirmation window - used in smartphones, audio players, and PDAs for reliable cold-start control.
For engineers reviewing the STM6601CQ2BDM6F datasheet, STM6601CQ2BDM6F pinout, STM6601CQ2BDM6F application, or STM6601CQ2BDM6F equivalent, this device provides deterministic power-up timing, debounced PB/SR inputs with ±15 kV air-discharge ESD tolerance, open-drain/interrupt/reset outputs, and fail-safe PSHOLD validation - critical for embedded systems requiring robust user-initiated power management.
Technical Context
The STM6601 implements a state-machine-based power controller with dual-voltage threshold detection (VTH+ = 3.4 V typ., VTH– hysteresis = 200 mV), internal 100 kΩ PB pull-up, optional SR pull-up, and glitch-immune edge detection on PB and SR inputs. Its logic distinguishes short push (INT assertion), long push (RST or EN deassertion), and undervoltage events (VCCLO/INT activation) using configurable timing windows including tDEBOUNCE, tINT_Min, and fixed tON_BLANK.
Unlike the STM6600, the STM6601 mandates PSHOLD confirmation within tON_BLANK after PB press to sustain EN assertion - preventing false turn-on during faulty switch or unresponsive MCU conditions. The device integrates a dedicated 1.5 V reference (1% accuracy, 1 µF mandatory bypass) and supports both active-high EN and active-low EN variants via factory configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.6 V to 5.5 V - supports single-cell Li-ion, NiMH, and 3.3 V/5 V rail operation without external regulation. |
| Standby Current | 0.6 µA - enables multi-year battery life in always-on portable devices with infrequent user interaction. |
| Voltage Reference Accuracy | 1.5 V ±1% - provides stable reference for external ADCs or comparator circuits without calibration. |
| ESD Protection (PB/SR) | ±15 kV air / ±8 kV contact - eliminates need for external TVS diodes in handheld product designs. |
| tON_BLANK Duration | Fixed time window - ensures MCU initialization completes before enabling system power, preventing boot failure. |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial-grade portable equipment deployment. |
| Reset Pulse Width (tREC) | Typ. 200 ms - guarantees sufficient reset hold time for microcontrollers with slow clock startup. |
Pinout & Package
STM6601CQ2BDM6F is housed in a TDFN12 (2 mm × 3 mm, 0.5 mm pitch) thermally enhanced package with exposed thermal pad, optimized for space-constrained portable PCB layouts and low-profile applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Power supply input | Monitored for VTH+ (3.4 V typ.) during startup; requires 0.1 µF local decoupling. |
| 2 SR | Smart Reset™ button input | Active-low input with ±8 kV HBM ESD; must be held with PB for tSRD to trigger RST or EN deassertion. |
| 3 VREF | Precise 1.5 V reference output | 1% accuracy reference; requires mandatory 1 µF ceramic capacitor even if unused. |
| 4 PSHOLD | Power-up confirmation input | Must be driven high within tON_BLANK to sustain EN; internal pull-down during startup. |
| 5 CSRD | Smart Reset™ delay timing input | Capacitor-to-ground sets tSRD; no cap = immediate long-push recognition after tINT_Min. |
| 6 PB | Push-button input | Active-low, internally pulled up to VCC; detects falling edge for power-on, interrupt, or reset initiation. |
| 7 VCCLO | High-threshold comparator output | Active-low open-drain flag indicating VCC < VTH+; floats in standby mode. |
| 8 PBOUT | Debounced PB status output | Active-low open-drain; reflects PB state post-debounce; ignored during undervoltage or tON_BLANK. |
| 9 EN / EN | Enable output | Push-pull by default; asserts system power after valid PB press + VCC > VTH+ + PSHOLD confirmation. |
| 10 RST | Reset output | Active-low open-drain; pulses low for tREC (200 ms typ.) at power-up or long PB+SR press. |
| 11 INT | Interrupt output | Active-low open-drain; signals short PB press or VCC < VTH–; PBOUT indicates root cause. |
| 12 GND | Ground reference | Return path for all analog/digital functions; connects to thermal pad for thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| Smart Reset™ with CSRD timing | External capacitor sets tSRD delay for long-press detection - enables field-tunable reset behavior without firmware change. |
| Power-on lockout (tON_BLANK) | Fixed timeout forces PSHOLD confirmation before EN sustains - prevents boot failure due to unresponsive MCU or defective switch. |
| Dual-event interrupt (PB vs. undervoltage) | PBOUT status differentiates INT source - eliminates need for additional GPIO monitoring in power-aware firmware. |
| Integrated 1.5 V ±1% reference | Eliminates external reference IC; 1 µF bypass ensures stability - reduces BOM count and layout area. |
| ±15 kV air-discharge ESD on PB/SR | Meets IEC 61000-4-2 Level 4 - removes requirement for discrete ESD protection components in front-panel interfaces. |
Applications
| Smartphone Power Sequencing | Portable Audio Player Control |
|---|---|
|
Use Scenario: User powers on smartphone after extended storage; battery voltage may be marginal and MCU boot sequence unpredictable. IC Role / Device Role / Timing Role: STM6601CQ2BDM6F monitors VCC, validates PSHOLD within tON_BLANK, and asserts EN only after MCU confirms readiness - preventing partial boot or latch-up. Use Value: Guarantees deterministic power-up across battery states and temperature ranges, eliminating "black screen" failures during cold start. |
Use Scenario: Compact MP3 player uses momentary tactile switch for ON/OFF; must survive repeated drops and ESD exposure. IC Role / Device Role / Timing Role: STM6601CQ2BDM6F debounces PB input, provides ±15 kV ESD immunity, and generates clean RST pulse to initialize audio SoC. Use Value: Replaces mechanical switch + RC debounce + discrete reset IC - reducing component count by ≥4 while improving reliability. |
| Industrial Handheld Terminal | Medical PDA Power Management |
|
Use Scenario: Rugged terminal operates in warehouses with fluctuating 3.6 V Li-ion supply and frequent undervoltage events. IC Role / Device Role / Timing Role: STM6601CQ2BDM6F asserts VCCLO and INT on VCC drop below VTH–, triggering graceful shutdown before brownout resets MCU. Use Value: Prevents data corruption during power loss by enabling firmware-controlled save-and-shutdown instead of abrupt reset. |
Use Scenario: Battery-powered medical PDA requires FDA-compliant power integrity: no spurious resets, verified startup, traceable thresholds. IC Role / Device Role / Timing Role: STM6601CQ2BDM6F delivers 1.5 V ±1% reference for ADC sensor biasing and uses tON_BLANK + PSHOLD to enforce validated boot sequence. Use Value: Meets IEC 62304 power architecture requirements with documented timing margins and factory-trimmed voltage thresholds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar smart push-button controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM6600CQ2BDM6F | Uses PB-hold duration (not fixed tON_BLANK) for power-up confirmation; lacks enforced PSHOLD timing window. | Suitable where MCU responds immediately on power; less tolerant of slow-boot processors or noisy switches. | Select when design allows PB release before PSHOLD assertion and prioritizes simpler timing behavior. |
| TPS3808G33DBVR | Dedicated supervisor IC with fixed 3.3 V reset threshold; no PB/SR inputs, no Smart Reset™, no tON_BLANK logic. | Only provides reset assertion on undervoltage - cannot replace full push-button sequencing functionality. | Use only as supplemental reset monitor; not a functional substitute for STM6601's integrated power-control logic. |
Compared with STM6600CQ2BDM6F, the STM6601 offers stricter power-up validation via tON_BLANK, improving robustness against MCU hang-ups; versus TPS3808G33DBVR, it delivers complete push-button interface, reset, interrupt, and reference integration - eliminating four discrete components.
Availability
STM6601CQ2BDM6F is available at Aetrix Electronics and suitable for smartphone power sequencing, portable audio player control, industrial handheld terminals, and medical PDA power management requiring stable component supply across extended production lifecycles.
Supply support for STM6601CQ2BDM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering innovative solutions across automotive, industrial, and consumer markets with emphasis on energy efficiency and system integration.
The STM6600/STM6601 product line targets ultra-low-power portable electronics requiring intelligent, ESD-hardened push-button control - combining power sequencing, reset generation, voltage monitoring, and reference provision in one TDFN package.
FAQ
What is the function of the PSHOLD pin on STM6601CQ2BDM6F?
The PSHOLD pin serves as a fail-safe confirmation signal during power-up: the host MCU must drive it high within the fixed tON_BLANK window after PB press to sustain EN assertion. If unconfirmed, EN deasserts - preventing system enable under faulty MCU or switch conditions. During normal operation, pulling PSHOLD low deasserts EN to initiate controlled shutdown.
How does STM6601CQ2BDM6F differentiate between a push-button interrupt and an undervoltage interrupt?
It uses the PBOUT pin state: when INT goes low, reading PBOUT determines the cause - PBOUT low indicates PB press; PBOUT high indicates VCC < VTH–. This eliminates need for separate monitoring circuitry and enables firmware to execute distinct responses (e.g., sleep vs. save-and-shutdown) without additional GPIO resources.
Is the VREF output mandatory to use, and what happens if left unconnected?
Yes - a 1 µF ceramic capacitor is mandatory on VREF regardless of usage, per ST's datasheet requirement. Without it, the internal reference circuit becomes unstable, potentially causing erratic reset timing, inaccurate VTH+ detection, or increased supply current. The capacitor ensures loop stability and noise immunity for the precision 1.5 V generator.
Can STM6601CQ2BDM6F support both active-high and active-low enable outputs?
Yes - the device is factory-configured as either EN (active-high push-pull) or EN (active-low open-drain). STM6601CQ2BDM6F specifically uses the EN variant (active-high), confirmed by its ordering code suffix 'CQ2' and datasheet Table 1. No external inversion or level-shifting is required to interface with standard MOSFET gate drivers or DC-DC enable inputs.
STM6601CQ2BDM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Smart Reset™
- Package/Case:
- 12-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Smart ON/OFF Controller
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.3V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 240ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-TDFN (2x3)
STM6601CQ2BDM6F FAQ
1.How can I place an order for STM6601CQ2BDM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6601CQ2BDM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6601CQ2BDM6F reliable?
The price and inventory of STM6601CQ2BDM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6601CQ2BDM6F is usually 5 days.
3.What payment methods are accepted for STM6601CQ2BDM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6601CQ2BDM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6601CQ2BDM6F?
STM6601CQ2BDM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6601CQ2BDM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6601CQ2BDM6F?
For technical support, including STM6601CQ2BDM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6601CQ2BDM6F requirements.
6.How does Aetrix verify that STM6601CQ2BDM6F is sourced from the original manufacturer or authorized distributors?
All STM6601CQ2BDM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6601CQ2BDM6F meets industry standards.
7.What is the process for return or replacement of STM6601CQ2BDM6F?
All STM6601CQ2BDM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6601CQ2BDM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6601CQ2BDM6F part is unused and in its original packaging.
Return procedure for STM6601CQ2BDM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6601CQ2BDM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

