STMicroelectronics STM6717SVWY6F
- Part No.:
- STM6717SVWY6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
STM6717SVWY6F.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:3,346
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM6717SVWY6F from STMicroelectronics is a dual ultra-low-voltage supervisor IC with push-button reset and open-drain active-low RST output, monitoring VCC1 (factory-trimmed 4.63 V threshold) and VCC2 (3.08 V threshold), operating from –40 °C to +85 °C with 11 µA supply current at 3.6 V. It supports power-up reset delay of 13.2 ms (typ), manual reset via MR pin, and guarantees valid RST state when VCC1 or VCC2 ≥ 0.8 V - used in battery-powered STBs and portable communication systems.
For engineers reviewing the STM6717SVWY6F datasheet, STM6717SVWY6F pinout, STM6717SVWY6F application, or STM6717SVWY6F equivalent, key selection criteria include dual-supply monitoring thresholds, SOT23-5 open-drain RST compatibility with bi-directional processor reset pins, guaranteed reset assertion below 0.8 V supply, and absence of MRC/RSTIN pins - distinguishing it from STM677x/6719/6720 variants.
Technical Context
This supervisor implements independent voltage comparators for VCC1 and VCC2, each with factory-programmed thresholds (4.63 V and 3.08 V respectively), feeding into a logic-controlled reset generator with fixed 13.2 ms timeout (trec). The RST output is open-drain, requiring external pull-up to VCC1, and remains asserted low until both supplies exceed thresholds and MR returns high.
MR features an internal 50 kΩ pull-up to VCC1 and accepts TTL/CMOS or switch-driven inputs; no external debounce is needed. The device operates reliably across industrial temperature range and maintains reset integrity down to VCC = 0.8 V - critical for brown-out detection in low-power embedded systems without tertiary monitoring or delay-capable manual reset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Threshold | 4.63 V (factory-trimmed; ensures reliable main supply monitoring for 5 V systems) |
| VCC2 Threshold | 3.08 V (factory-trimmed; enables concurrent monitoring of 3.3 V auxiliary rail) |
| Reset Delay (trec) | 13.2 ms (typical; provides stable power-up hold time before system release) |
| Supply Current | 11 µA (typ at VCC1 = VCC2 = 3.6 V; minimizes quiescent load in battery-critical designs) |
| Operating Temp | –40 °C to +85 °C (industrial grade; validated for extended thermal cycling in STB and networking gear) |
| RST Output Type | Active-low open drain (requires external pull-up; compatible with bidirectional processor reset I/O) |
| Minimum Valid VCC | 0.8 V (guarantees correct RST logic state even during deep brown-out conditions) |
Pinout & Package
SOT23-5 (WY) package: 5-pin surface-mount, 1.3 mm × 2.9 mm footprint, 1.45 mm height, lead-free and RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RST | Active-low open-drain reset output | Drives low on fault or MR assertion; requires external pull-up to VCC1 (e.g., 10 kΩ); interfaces directly to bidirectional processor reset pins |
| 2 - VCC1 | Primary supply voltage input | Monitored at 4.63 V threshold; powers internal circuitry and serves as reference for RST pull-up and MR pull-up |
| 3 - VCC2 | Secondary supply voltage input | Monitored at 3.08 V threshold; enables dual-rail supervision without external components |
| 4 - MR | Push-button reset input | Active-low; internal 50 kΩ pull-up to VCC1; debounced by design; connects to momentary switch to VSS |
| 5 - VSS | Ground reference | Common return for all internal comparators, logic, and output stage; must be low-impedance connection |
Key Features
| Feature | Design Value |
|---|---|
| Dual fixed-threshold monitoring | Simultaneous 4.63 V (VCC1) and 3.08 V (VCC2) detection eliminates need for external resistor dividers or comparators |
| Open-drain RST with guaranteed state | Valid logic-low output asserted even when VCC1/VCC2 drops to 0.8 V - enables robust brown-out recovery |
| Low-quiescent-current operation | 11 µA typical supply current extends battery life in portable and always-on edge devices |
| Integrated MR pull-up | 50 kΩ internal pull-up to VCC1 removes external component count and simplifies PCB layout |
| Industrial temperature range | –40 °C to +85 °C operation verified per JEDEC JESD22-A108, supporting deployment in uncontrolled environments |
Applications
| Set-Top Box Power Sequencing | Portable Medical Monitor |
|---|---|
|
Use Scenario: Coordinated startup of 5 V main rail and 3.3 V SoC core supply in cable/satellite STB. IC Role / Device Role / Timing Role: Dual-supply supervisor asserting open-drain RST until both rails stabilize above 4.63 V and 3.08 V, then holding 13.2 ms before release. Use Value: Prevents firmware execution during marginal voltage conditions, eliminating boot failures caused by asynchronous rail ramp-up. |
Use Scenario: Battery-powered handheld ECG monitor requiring fail-safe reset during Li-ion discharge from 4.2 V to 3.0 V. IC Role / Device Role / Timing Role: Monitors declining VCC1 (main rail) and VCC2 (sensor rail); asserts RST at 4.63 V/3.08 V thresholds to force controlled shutdown before data corruption. Use Value: Enables deterministic low-battery shutdown with <11 µA overhead, preserving remaining charge for emergency alert transmission. |
| Industrial Ethernet Switch | Wireless Gateway Baseband |
|
Use Scenario: Supervision of PoE-derived 5 V and isolated 3.3 V management rail in DIN-rail mounted switch. IC Role / Device Role / Timing Role: Detects undervoltage on either rail due to cable impedance or transient overload; holds RST low until both recover and MR releases. Use Value: Avoids partial initialization of PHY/MAC subsystems during intermittent PoE faults, reducing field-reported lockup incidents. |
Use Scenario: Reset coordination between baseband processor (3.3 V) and RF transceiver (5 V) in LTE/Wi-Fi gateway. IC Role / Device Role / Timing Role: Uses open-drain RST tied to shared reset bus; ensures synchronized release only after both rails exceed thresholds and 13.2 ms timeout expires. Use Value: Eliminates race conditions during cold start, preventing RF calibration errors caused by out-of-spec baseband timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM6718SVWY6F | Same SOT23-5 package but push-pull RST output (no external pull-up required) | Preferred where processor reset pin is unidirectional or pull-up conflicts with other peripherals | Select when board layout lacks space for pull-up resistor or system uses single-point reset distribution |
| TPS3808G18DBVR | Single-supply supervisor (1.8 V threshold only); 350 ms fixed delay; 2.5 µA IQ | Lacks VCC2 monitoring and MR input; suited for simple microcontroller reset, not multi-rail systems | Choose only if supervising one rail and ultra-low IQ outweighs loss of dual-monitoring capability |
Compared with STM6717SVWY6F, STM6718SVWY6F offers push-pull convenience at identical monitoring specs, while TPS3808G18DBVR trades dual-rail functionality for lower current and longer delay - making STM6717SVWY6F optimal for cost-sensitive, space-constrained dual-supply applications needing open-drain flexibility.
Availability
STM6717SVWY6F is available at Aetrix Electronics and suitable for set-top boxes, portable medical monitors, and industrial Ethernet switches requiring stable component supply with guaranteed long-term availability and full traceability.
Supply support for STM6717SVWY6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering silicon solutions for automotive, industrial, and consumer markets since 1987.
The STM67xx family was designed specifically for ultra-low-power, dual-rail voltage supervision in space-constrained portable and networking equipment - emphasizing factory-trimmed accuracy, minimal external components, and guaranteed reset behavior down to 0.8 V.
FAQ
What is the function of the MR pin, and does it require external pull-up?
The MR pin is an active-low push-button reset input with an internal 50 kΩ pull-up resistor to VCC1. It accepts direct connection to a momentary switch between MR and VSS, requiring no external pull-up. Driving MR low asserts RST immediately, and RST remains low for 13.2 ms after MR returns high. This integrated pull-up reduces BOM count and eliminates layout sensitivity to noise on long traces.
Can STM6717SVWY6F monitor a 2.5 V supply?
No - STM6717SVWY6F has factory-programmed thresholds of 4.63 V on VCC1 and 3.08 V on VCC2. It cannot monitor 2.5 V directly. For 2.5 V supervision, use STM6719/6720/6779/6780 variants with RSTIN pin and external resistor divider referencing the 0.626 V internal comparator, or select a different supervisor with adjustable or 2.5 V fixed threshold.
Is the RST output compatible with a processor having a bidirectional reset pin?
Yes - the open-drain RST output is explicitly designed for bidirectional processor reset interfaces. Connect RST directly to the processor's reset I/O pin using a 4.7 kΩ series resistor (per Figure 11 in datasheet) to prevent logic contention. No level-shifting or additional buffering is required, and the 0.8 V minimum valid VCC ensures reset integrity during brown-out transitions.
Does STM6717SVWY6F support delayed manual reset (MRC) or adjustable reset threshold (RSTIN)?
No - STM6717SVWY6F belongs to the base variant group (STM6717/18) and lacks both MRC and RSTIN pins. It provides only fixed dual-threshold monitoring and basic MR functionality. For delayed manual reset, choose STM6777/78/79/80; for adjustable third-rail monitoring, select STM6719/20/79/80 - both require SOT23-6 (WB) packaging and differ in pinout and feature set.
STM6717SVWY6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.575V, 2.925V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
STM6717SVWY6F FAQ
1.How can I place an order for STM6717SVWY6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM6717SVWY6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM6717SVWY6F reliable?
The price and inventory of STM6717SVWY6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM6717SVWY6F is usually 5 days.
3.What payment methods are accepted for STM6717SVWY6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM6717SVWY6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM6717SVWY6F?
STM6717SVWY6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM6717SVWY6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM6717SVWY6F?
For technical support, including STM6717SVWY6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM6717SVWY6F requirements.
6.How does Aetrix verify that STM6717SVWY6F is sourced from the original manufacturer or authorized distributors?
All STM6717SVWY6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM6717SVWY6F meets industry standards.
7.What is the process for return or replacement of STM6717SVWY6F?
All STM6717SVWY6F units undergo pre-shipment inspection (PSI). If there is an issue with STM6717SVWY6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM6717SVWY6F part is unused and in its original packaging.
Return procedure for STM6717SVWY6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM6717SVWY6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

