STMicroelectronics STM692AM6F
- Part No.:
- STM692AM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM692AM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,146
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM692AM6F from STMicroelectronics is a 5 V microprocessor supervisory IC with battery switchover, NVRAM supervision for external LPSRAM, dual active-low and active-high reset outputs (RST/RST), 200 ms typical reset timeout (trec), and integrated watchdog timer (1.6 s typical timeout). It operates across –40 °C to +85 °C and supports industrial embedded systems requiring reliable power monitoring and SRAM backup during main supply failure.
For engineers reviewing the STM692AM6F datasheet, STM692AM6F pinout, STM692AM6F application, or STM692AM6F equivalent, key selection criteria include guaranteed RST assertion down to VCC = 1.0 V, low battery supply current (0.4 µA typ), automatic VCC-to-VBAT switchover at VSO, push-pull reset outputs, and compatibility with external LPSRAM write-protection schemes.
Technical Context
The STM692AM6F integrates a precision voltage reference and comparator to monitor VCC against a fixed reset threshold (VRST ≈ 4.63 V), asserting RST/RST when VCC drops below VRST or after MR activation or watchdog timeout. Its internal P-channel MOSFET switch enables seamless VOUT switchover from VCC to VBAT when VCC falls below the lesser of VBAT and VRST, with 100 Ω on-resistance and hysteresis-enabled reconnection.
It features a 1.6 s typical watchdog timer cleared by WDI edge transitions (≥50 ns), disabled when WDI floats; push-pull RST/RST outputs guarantee valid logic states down to VCC = 1.0 V without battery or down to VBAT > 1 V with battery; and includes dedicated PFI/PFO for early power-fail detection with VPFI ≈ 2.4 V threshold and <10 µs propagation delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 5 V nominal; supports stable operation over full industrial range without regulation overhead |
| Reset threshold (VRST) | 4.63 V ±1.5%; ensures deterministic MCU reset before critical logic voltage collapse |
| Reset timeout (trec) | 200 ms typical; provides sufficient hold time for full system initialization after power recovery |
| Watchdog timeout | 1.6 s typical; detects firmware lockup in real-time control loops with minimal false triggers |
| Battery supply current | 0.4 µA typical; extends coin-cell life to >10 years in always-on SRAM backup applications |
| Power-fail threshold (VPFI) | 2.4 V; triggers PFO before VCC drops below LPSRAM retention voltage, enabling graceful save |
| Operating temperature | –40 °C to +85 °C; qualified for uncontrolled industrial environments without derating |
Pinout & Package
The STM692AM6F is housed in an 8-pin SO8 (Small Outline) package with standard 1.27 mm pitch, JEDEC MS-012AC compliant outline, and surface-mount footprint optimized for automated assembly and thermal reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main supply input | 5 V system rail; powers internal circuitry and feeds VOUT when above VSO |
| VBAT | Backup battery input | Accepts 2.0–5.5 V battery; automatically takes over VOUT when VCC falls below VSO |
| VOUT | LPSRAM supply output | Switched output delivering VCC or VBAT to external low-power SRAM; 100 Ω switch RON |
| RST | Active-low reset output | Push-pull, guaranteed low down to VCC = 1.0 V; asserts for ≥trec after fault detection |
| RST | Active-high reset output | Push-pull complement to RST; used for MCUs requiring active-high reset assertion |
| WDI | Watchdog input | Edge-sensitive (rising/falling); clears watchdog timer on each transition; float-disabled |
| PFI | Power-fail input | Monitors auxiliary rail or scaled VCC; asserts PFO when <2.4 V, independent of VCC comparator |
| PFO | Power-fail output | Push-pull open-drain compatible; signals imminent power loss to enable data save routines |
Key Features
| Feature | Design Value |
|---|---|
| Dual reset outputs | RST (active-low) and RST (active-high) provide interface flexibility for diverse MCU families without level-shifting |
| Automatic battery switchover | VOUT seamlessly transfers from VCC to VBAT at VSO (lesser of VBAT and VRST), maximizing battery life and eliminating manual switching |
| Low battery quiescent current | 0.4 µA typical ensures >10-year coin-cell operation in battery-backed SRAM retention mode |
| Guaranteed reset assertion | RST remains valid down to VCC = 1.0 V (no battery) or VBAT > 1 V, ensuring robust reset under brownout conditions |
| Integrated power-fail comparator | PFI/PFO pair delivers early warning at 2.4 V, enabling deterministic data save before VCC crosses VRST |
Applications
| Industrial PLC Controller | Medical Infusion Pump |
|---|---|
Use Scenario: Maintains volatile configuration and dosage history in external LPSRAM during AC mains interruption or battery swap. IC Role / Device Role / Timing Role: Supervisory IC providing VOUT switchover, dual reset signaling, and PFO-triggered EEPROM save sequence. Use Value: Prevents therapy interruption and data loss via sub-100 µs VOUT switchover and guaranteed RST assertion down to 1.0 V. | Use Scenario: Preserves real-time infusion parameters and error logs during brief power dips in hospital-grade power supplies. IC Role / Device Role / Timing Role: Battery-backed supervisor generating synchronized RST/RST pulses and initiating watchdog-reset recovery on MCU hang. Use Value: Enables fail-safe restart within 200 ms trec while retaining critical runtime state in LPSRAM powered by VOUT. |
| Smart Energy Meter | Automotive Telematics Unit |
Use Scenario: Secures metering registers and tariff tables in external SRAM during utility grid fluctuations or tamper-induced power cuts. IC Role / Device Role / Timing Role: NVRAM supervisor using PFI to monitor regulated 3.3 V rail and trigger PFO-driven flash commit before VCC collapse. Use Value: Achieves Class 0.5 accuracy compliance by preventing register corruption during <10 ms transients via 2.4 V VPFI threshold. | Use Scenario: Retains GPS session data and cellular modem state during engine cranking voltage sag (down to 6 V battery). IC Role / Device Role / Timing Role: Dual-supply supervisor asserting RST on 5 V domain while routing VBAT to SRAM via VOUT during VCC dip. Use Value: Eliminates cold boot delays by preserving modem context, reducing reconnect time from 15 s to <500 ms after cranking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX692AESA+ | Same 5 V operation, 4.63 V reset threshold, and 200 ms trec; lacks PFI/PFO and chip-enable gating | No power-fail warning capability; requires external circuitry for early-save triggering | Select when PFI/PFO is unnecessary and cost sensitivity outweighs feature completeness |
| TPS3823MPW | 4.63 V reset threshold and 200 ms trec; adds supply current monitoring but no battery switchover or VOUT | Cannot power external LPSRAM; requires separate backup regulator for SRAM retention | Select for pure reset supervision where SRAM backup is handled externally or not required |
Compared with MAX692AESA+ and TPS3823MPW, the STM692AM6F uniquely integrates battery switchover, dual reset outputs, and PFI/PFO in a single SO8 package-enabling compact, self-contained NVRAM supervision without supplemental ICs or discrete FETs.
Availability
STM692AM6F is available at Aetrix Electronics and suitable for industrial PLC controllers, medical infusion pumps, smart energy meters, and automotive telematics units requiring stable component supply with guaranteed long-term availability and RoHS-compliant packaging.
Supply support for STM692AM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.
The STM69x/70x/80x supervisor family targets industrial and medical systems needing robust, integrated power monitoring and non-volatile memory protection-specifically addressing SRAM backup, watchdog safety, and deterministic reset timing in harsh environments.
FAQ
What is the minimum VCC voltage at which RST remains guaranteed active?
RST is guaranteed to assert and remain valid down to VCC = 1.0 V when no backup battery is present. With VBAT > 1 V connected, RST remains asserted even if VCC drops to 0 V, ensuring uninterrupted reset signaling during complete main supply failure.
How does the battery switchover mechanism prevent premature battery drain?
The device implements a battery freshness seal: VOUT remains disconnected from VBAT until VCC first exceeds VRST after power-up. This prevents battery discharge during storage, shipment, or factory test-extending shelf life and enabling "first-use activation" of backup power.
Can the watchdog timer be disabled without modifying the PCB layout?
Yes-the watchdog function is automatically disabled when the WDI pin is left floating (high-impedance). No pull-up/down resistor or jumper is required; the internal leakage specification (<10 µA) ensures reliable disable behavior with standard PCB parasitics.
Is the PFI input compatible with direct connection to a 3.3 V rail?
Yes-PFI accepts 0–5.5 V inputs and triggers PFO when voltage falls below 2.4 V. Connecting directly to a 3.3 V rail provides ~0.9 V noise margin, enabling reliable early-warning detection of 3.3 V regulator failure without scaling resistors.
STM692AM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.4V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM692AM6F FAQ
1.How can I place an order for STM692AM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM692AM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM692AM6F reliable?
The price and inventory of STM692AM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM692AM6F is usually 5 days.
3.What payment methods are accepted for STM692AM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM692AM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM692AM6F?
STM692AM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM692AM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM692AM6F?
For technical support, including STM692AM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM692AM6F requirements.
6.How does Aetrix verify that STM692AM6F is sourced from the original manufacturer or authorized distributors?
All STM692AM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM692AM6F meets industry standards.
7.What is the process for return or replacement of STM692AM6F?
All STM692AM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM692AM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM692AM6F part is unused and in its original packaging.
Return procedure for STM692AM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM692AM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

