STMicroelectronics STM795RM6E
- Part No.:
- STM795RM6E
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM795RM6E.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,643
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM795RM6E from STMicroelectronics is a 3 V industrial-grade microprocessor supervisor IC with battery switchover, chip enable gating, and dual reset outputs (active-low RST and open-drain active-high RST). It guarantees reset assertion down to VCC = 1.0 V, delivers 7 ns max propagation delay for chip enable control, and supports external low-power SRAM non-volatilization in power-loss scenarios. Used in embedded systems requiring reliable power monitoring and SRAM backup.
For engineers reviewing the STM795RM6E datasheet, STM795RM6E pinout, STM795RM6E application, or STM795RM6E equivalent, key selection criteria include its unique chip enable gating function (absent in STM690/704/802), absence of watchdog and power-fail comparator (unlike STM690/802/804), and SO8 package compatibility with LPSRAM interface timing constraints.
Technical Context
The STM795 implements a precision voltage monitor with 2.63 V ±1.5% reset threshold and internal 200 ms reset timeout (trec) generator. Its dual reset outputs serve distinct roles: push-pull RST for MCU reset assertion and open-drain RST for shared-bus signaling or level translation.
Chip enable gating is implemented via E (input) and ECON (conditioned output), where ECON goes low only when E is low *and* reset is de-asserted - enabling controlled SRAM access during valid system operation. Vccsw provides a push-pull switch control signal for external PMOS transistors to extend current capability beyond the 75 mA internal VOUT switch limit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.63 V ±1.5% - ensures reliable MCU reset before brownout affects core logic |
| Reset Timeout (trec) | 200 ms (typ) - provides sufficient hold time for full processor initialization |
| Chip Enable Prop Delay | 7 ns (max) - enables tight timing control for high-speed LPSRAM access gating |
| Supply Current (VCC) | 40 µA (typ) - minimizes main supply loading in always-on monitoring applications |
| Battery Supply Current | 0.4 µA (typ) - extends backup battery life during extended power-loss events |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial environments without derating |
| VCC Switchover Voltage | 2.4 V - triggers automatic battery backup before critical VCC dropout |
Pinout & Package
STM795RM6E is housed in an 8-pin SO8 (Small Outline Integrated Circuit) package, compliant with JEDEC MS-012, with 1.27 mm pitch and surface-mount footprint. Pin 1 is marked by a beveled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1: PFO | Power-fail output | Not implemented on STM795 - pin is no-connect per datasheet Table 3 |
| P2: VOUT | Supply output for external LPSRAM | Switches between VCC and VBAT; drives SRAM VDD directly (≤75 mA) |
| P3: VCC | Main supply input | Primary 3 V system rail; monitored for reset threshold violation |
| P4: Vccsw | VCC switch output | Push-pull signal indicating VOUT source (high = battery active); drives external PMOS gate |
| P5: VSS | Ground reference | Common return path for all internal circuits and I/Os |
| P6: E | Chip enable input | Active-low enable for ECON gating; pulled up internally when unused |
| P7: RST | Active-low reset output | Push-pull, asserted low during reset; drives MCU /RESET pin directly |
| P8: ECON | Conditioned chip enable output | Open-drain, low only when E = low AND reset = inactive; gates LPSRAM CE |
Key Features
| Feature | Design Value |
|---|---|
| Chip enable gating | 7 ns max propagation delay from E to ECON enables sub-10 ns SRAM access window control |
| Backup battery switchover | Automatic VCC-to-VBAT transition at 2.4 V ensures zero-interruption SRAM retention during power loss |
| Dual reset outputs | Simultaneous push-pull RST and open-drain RST support both MCU reset and bus arbitration requirements |
| Low battery current | 0.4 µA typical draw from VBAT extends coin-cell life to >10 years in standby |
| Industrial temperature range | –40 °C to +85 °C operation without external compensation or derating |
Applications
| Industrial PLC Memory Backup | Medical Device Data Retention |
|---|---|
|
Use Scenario: Programmable logic controller retains configuration and runtime data in external LPSRAM during AC mains failure. IC Role / Device Role / Timing Role: STM795RM6E monitors 3.3 V rail, asserts RST to halt CPU, switches VOUT to backup battery, and gates LPSRAM CE via ECON to prevent write corruption. Use Value: Guarantees 200 ms reset hold and <7 ns CE disable timing to eliminate SRAM write errors during switchover. |
Use Scenario: Portable infusion pump preserves therapy history and calibration parameters across battery swaps. IC Role / Device Role / Timing Role: Provides VCC fail detection, initiates controlled shutdown, and maintains LPSRAM power via VOUT while enabling safe state save via ECON-gated access. Use Value: 0.4 µA VBAT current extends CR2032 life >8 years; 2.4 V switchover prevents data loss during 100 ms brownout. |
| Smart Meter Real-Time Clock Support | Automotive Telematics Module |
|
Use Scenario: Electricity meter sustains RTC and tamper-log memory during grid outage using supercapacitor-backed VBAT. IC Role / Device Role / Timing Role: Supervises 3 V supply, asserts RST to freeze metering core, and conditions ECON to allow RTC register writes only during stable VCC. Use Value: ECON's reset-synchronized gating prevents partial writes to RTC registers during power transitions. |
Use Scenario: Telematics control unit retains GPS session data and CAN message buffers during vehicle ignition cycling. IC Role / Device Role / Timing Role: Monitors 3.3 V domain, triggers MCU reset on undervoltage, and gates external LPSRAM CE to isolate volatile buffers during reset assertion. Use Value: Dual RST outputs enable simultaneous CPU reset and CAN transceiver isolation without additional logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisor-with-SRAM-gating applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM795T6F | Same die, MiniSO8 package (3.0 × 3.0 mm vs SO8's 4.9 × 6.0 mm); identical electrical specs | Requires PCB redesign for smaller footprint; same thermal and timing behavior | Select for space-constrained designs where MiniSO8 reflow profile is validated |
| MAX691ACPE+ | Includes watchdog timer and power-fail comparator; no chip enable gating; 16-pin PDIP/SSOP | Supports early power-fail warning but cannot gate SRAM CE; larger package increases board area | Choose when watchdog supervision is required and LPSRAM gating is handled externally |
Compared with STM795RM6E, STM795T6F offers identical functionality in a smaller package but requires layout revision, while MAX691ACPE+ adds watchdog and PFI/PFO at the cost of losing chip enable gating and increasing pin count - making it suitable only when those extra features outweigh the loss of precise SRAM access control.
Availability
STM795RM6E is available at Aetrix Electronics and suitable for industrial PLC memory backup, medical device data retention, and smart meter real-time clock support requiring stable component supply, long-lifecycle assurance, and RoHS-compliant sourcing.
Supply support for STM795RM6E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.
The STM795 belongs to ST's supervisor IC product line, engineered specifically for robust non-volatile SRAM interfacing in power-critical embedded systems - emphasizing precise reset timing, ultra-low battery drain, and integrated enable control.
FAQ
What is the function of the ECON pin on STM795RM6E?
ECON is a conditioned chip enable output that goes low only when both the E input is low *and* the reset signal is inactive. This ensures external LPSRAM is gated off during reset assertion or when E is high, preventing invalid writes. Its open-drain structure allows wired-OR configurations and level shifting, and it features 7 ns max propagation delay from E to ECON for timing-critical SRAM interfaces.
Does STM795RM6E include a watchdog timer?
No. The STM795RM6E does not include a watchdog timer - this feature is explicitly excluded per the datasheet (Section 2.3: "NOT available on STM704/795/806"). Unlike STM690 or STM802, it relies on external MCU or system-level watchdog supervision. The WDI pin is absent on STM795; pin 7 is assigned to RST, not WDI.
Can STM795RM6E be used without a backup battery?
Yes. When no battery is used, connect both VBAT and VOUT pins to the main VCC rail. The device operates normally as a reset supervisor with chip enable gating, and VOUT remains tied to VCC. Battery switchover circuitry is disabled, but all other functions - including RST assertion, E/ECON gating, and Vccsw signaling - remain fully operational.
What is the maximum load current supported on the VOUT pin?
VOUT supports up to 75 mA continuous output current when sourcing from VCC or VBAT. For higher current demands, the Vccsw pin provides a push-pull control signal to drive an external PMOS transistor in series with VOUT, effectively extending the current capability beyond the internal switch limit while maintaining synchronized switchover behavior.
STM795RM6E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.625V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM795RM6E FAQ
1.How can I place an order for STM795RM6E through Aetrix?
Please submit a Request for Quotation (RFQ) for STM795RM6E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM795RM6E reliable?
The price and inventory of STM795RM6E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM795RM6E is usually 5 days.
3.What payment methods are accepted for STM795RM6E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM795RM6E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM795RM6E?
STM795RM6E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM795RM6E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM795RM6E?
For technical support, including STM795RM6E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM795RM6E requirements.
6.How does Aetrix verify that STM795RM6E is sourced from the original manufacturer or authorized distributors?
All STM795RM6E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM795RM6E meets industry standards.
7.What is the process for return or replacement of STM795RM6E?
All STM795RM6E units undergo pre-shipment inspection (PSI). If there is an issue with STM795RM6E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM795RM6E part is unused and in its original packaging.
Return procedure for STM795RM6E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM795RM6E Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

