STMicroelectronics STM795RM6F
- Part No.:
- STM795RM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM795RM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,818
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM795RM6F from STMicroelectronics is a 3 V industrial-grade microprocessor supervisor IC with integrated battery switchover, chip enable gating, and active-low reset output. It monitors VCC for out-of-tolerance conditions (reset threshold = 2.93 V), asserts RST for ≥200 ms (typ), provides 7 ns max propagation delay for chip enable control, and operates from –40 °C to +85 °C. It is used in embedded systems requiring non-volatile SRAM backup during main power loss.
For engineers reviewing the STM795RM6F datasheet, STM795RM6F pinout, STM795RM6F application, or STM795RM6F equivalent, key selection criteria include guaranteed RST assertion down to VCC = 1.0 V, open-drain RST output behavior, chip enable gating timing (7 ns max), battery switchover hysteresis, and absence of watchdog timer or power-fail comparator functions.
Technical Context
The STM795RM6F implements a precision voltage monitor with 2.93 V ±1.5% reset threshold and internal 200 ms reset timeout generator. Its dedicated chip enable gating circuit accepts E input and delivers conditioned ECON output only when reset is de-asserted and E is low - enabling controlled LPSRAM access during valid system operation.
It features automatic VCC-to-VBAT switchover at 2.4 V (VSW) with hysteresis, VCCSW push-pull output for driving external PMOS switches, and dual-supply operation where VBAT may exceed VCC. Unlike other family members, it omits watchdog timer and PFI/PFO functions but retains MR input and open-drain RST output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.93 V ±1.5% - guarantees reliable MCU reset initiation before brownout affects core logic |
| Reset Timeout (trec) | 200 ms (typ) - ensures sufficient hold time for full processor initialization on power-up or recovery |
| RST Output Type | Active-low, open-drain - allows wired-OR configuration and level translation with external pull-up |
| Chip Enable Propagation | 7 ns (max) - enables tight timing control for LPSRAM access gating without adding critical path delay |
| Battery Switchover Voltage | VSW = 2.4 V with hysteresis - prevents oscillation during VCC decay/recovery near switchover point |
| Supply Current (VCC) | 40 µA (typ) - minimizes impact on primary power rail in always-on monitoring applications |
| Battery Supply Current | 0.4 µA (typ) - extends backup battery life during extended power-loss events |
Pinout & Package
STM795RM6F is housed in an 8-pin SO8 (Small Outline Integrated Circuit) package with standard 1.27 mm pitch, compliant with JEDEC MS-012. Pin 1 is marked with a dot or notch; device orientation follows standard SO8 conventions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PIN 1: PFO | Power-fail output | Not implemented - pin is no-connect (NC) on STM795; unused in this variant |
| PIN 2: VOUT | Supply output voltage | Switched output delivering VCC or VBAT to external LPSRAM; supports up to 75 mA load |
| PIN 3: VCC | Main supply input | Primary 3 V system supply; monitored for reset assertion and switchover control |
| PIN 4: Vccsw | VCC switch output | Push-pull signal indicating VOUT source (high = battery active); drives external PMOS gate |
| PIN 5: VSS | Ground reference | Common return path for all internal circuits and I/O terminals |
| PIN 6: E | Chip enable input | Logic input controlling ECON gating; low enables conditional LPSRAM access |
| PIN 7: RST | Active-low reset output | Open-drain output asserted low during reset; requires external pull-up resistor |
| PIN 8: ECON | Conditioned chip enable output | Low only when E = low AND reset = inactive; enables precise LPSRAM write-enable timing |
Key Features
| Feature | Design Value |
|---|---|
| Chip Enable Gating | 7 ns max propagation delay from E to ECON ensures sub-10 ns timing margin for high-speed LPSRAM interfaces |
| Battery Switchover Control | VCC-to-VBAT transition at 2.4 V with hysteresis eliminates chatter during marginal VCC conditions |
| Guaranteed Reset Assertion | RST remains valid down to VCC = 1.0 V (no battery) or 0 V < VCC < VRST (with VBAT > 1 V) |
| Low Battery Leakage | 0.4 µA typical VBAT current preserves coin-cell life for multi-year backup operation |
| MR Input with Internal Pull-up | 40 kΩ internal pull-up allows direct push-button connection without external components |
Applications
| Industrial PLC Memory Backup | Medical Device Data Retention |
|---|---|
|
Use Scenario: Maintaining SRAM contents during AC mains interruption in programmable logic controllers. IC Role / Device Role / Timing Role: Supervisor monitors 3.3 V rail and triggers VCC-to-battery switchover within 2.4 V threshold; RST holds CPU in reset until stable power resumes. Use Value: Prevents SRAM corruption during brownout by guaranteeing 200 ms reset hold and seamless 75 mA VOUT switching. |
Use Scenario: Preserving patient parameter history in portable infusion pumps during battery replacement. IC Role / Device Role / Timing Role: STM795RM6F gates LPSRAM access via E/ECON while asserting RST, ensuring data integrity during power transition. Use Value: 0.4 µA battery drain extends CR2032 life beyond 5 years in standby; 7 ns ECON delay enables deterministic memory write sequencing. |
| Smart Meter Real-Time Clock Support | Automotive Telematics Module |
|
Use Scenario: Sustaining RTC and configuration registers during vehicle ignition-off periods. IC Role / Device Role / Timing Role: VBAT-powered VOUT supplies LPSRAM; Vccsw signal controls external PMOS switch for higher current delivery. Use Value: Push-pull Vccsw output drives gate of 20 mΩ PMOS, supporting >200 mA backup loads without external logic. |
Use Scenario: Securing CAN message buffers and GPS position logs during engine start transient dips. IC Role / Device Role / Timing Role: Monitors 3 V domain against 2.93 V reset threshold; asserts open-drain RST to hold microcontroller until rail stabilizes. Use Value: Guaranteed RST assertion down to VCC = 1.0 V prevents partial execution during deep brownout (<2.0 V). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM795TTR | Same die, MiniSO8 package (3.0 × 3.0 mm); identical electrical specs and pinout mapping | Preferred for space-constrained PCB layouts; same thermal and routing constraints apply | Select when board area is limited and SO8 footprint is unavailable |
| STM805RWD | Includes PFI/PFO power-fail comparator and active-high open-drain RST; lacks chip enable gating | Suitable for systems needing early power-fail warning but not LPSRAM enable control | Choose only if power-fail signaling is required and E/ECON functionality is unnecessary |
Compared with STM795RM6F, STM795TTR offers identical supervision and gating performance in a smaller footprint, while STM805RWD trades chip enable control for power-fail detection - making it unsuitable for LPSRAM-gated systems but viable where brownout warning precedes reset.
Availability
STM795RM6F is available at Aetrix Electronics and suitable for industrial automation, medical instrumentation, and smart metering applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for STM795RM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
The STM690/704/795/802/804/805/806 product line targets robust microprocessor supervision in resource-constrained embedded systems, emphasizing low-power battery backup, precise reset timing, and configurable interface control for external memory.
FAQ
Does STM795RM6F include a watchdog timer?
No. The STM795RM6F explicitly omits watchdog timer functionality, as confirmed in Section 2.3 of the datasheet ("Watchdog input (NOT available on STM704/795/806)"). This distinguishes it from STM690, STM802, STM804, and STM805 variants, which integrate a 1.6 s typ watchdog timer triggered by WDI pin transitions.
What is the function of the ECON pin?
ECON is a conditioned chip enable output that goes low only when both E (chip enable input) is low and reset is inactive. It remains low for 15 µs or until E returns high - whichever occurs first - ensuring clean, glitch-free gating of external LPSRAM write operations during valid system states.
Can VBAT exceed VCC on STM795RM6F?
Yes. The datasheet explicitly states "VBAT may exceed VCC" (Section 1.1.11). The internal switchover MOSFET isolates VCC and VBAT paths, allowing safe use of higher-voltage backup sources such as 3.6 V lithium batteries without risk of back-feeding the main supply rail.
Is PFI/PFO functionality present on STM795RM6F?
No. Table 1 and Section 2.8 confirm PFI/PFO is "NOT available on STM795". Pin 1 (PFO) is a no-connect (NC) on this variant. Power-fail detection capability is reserved for STM690, STM704, STM802, STM804, STM805, and STM806 devices only.
STM795RM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.625V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM795RM6F FAQ
1.How can I place an order for STM795RM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM795RM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM795RM6F reliable?
The price and inventory of STM795RM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM795RM6F is usually 5 days.
3.What payment methods are accepted for STM795RM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM795RM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM795RM6F?
STM795RM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM795RM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM795RM6F?
For technical support, including STM795RM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM795RM6F requirements.
6.How does Aetrix verify that STM795RM6F is sourced from the original manufacturer or authorized distributors?
All STM795RM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM795RM6F meets industry standards.
7.What is the process for return or replacement of STM795RM6F?
All STM795RM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM795RM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM795RM6F part is unused and in its original packaging.
Return procedure for STM795RM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM795RM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

