My Inquiry
My Account
STMicroelectronics STM795TM6E
- Part No.:
- STM795TM6E
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM795TM6E.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SO
- Quantity:
- Payment:
- Shipping:
Inventory:1,932
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM795TM6E from STMicroelectronics is a 3 V industrial-grade microprocessor supervisor IC with battery switchover, chip enable gating (7 ns max propagation delay), and dual reset outputs (active-low RST, open-drain active-high RST). It guarantees reset assertion down to VCC = 1.0 V, supports external LPSRAM non-volatilization, and operates from –40 °C to +85 °C in SO8 package.
For engineers reviewing the STM795TM6E datasheet, STM795TM6E pinout, STM795TM6E application, or STM795TM6E equivalent, this page delivers verified technical context, exact pin functions, real-world use cases for SRAM backup systems, and validated alternative parts with documented functional differences.
Technical Context
The STM795 implements a precision voltage monitor with 2.63 V ±1.5% reset threshold (VRST), automatic VCC-to-VBAT switchover at 2.4 V (VSW), and a dedicated chip enable control path where E input gates ECON output only when reset is de-asserted. Its RST output remains asserted for ≥200 ms (trec) after VCC recovery or MR release.
Unlike STM690/802/804/805, the STM795 omits watchdog timer and power-fail comparator (PFI/PFO); instead, it integrates E/ECON logic for conditional SRAM enable control and Vccsw push-pull output to drive external PMOS for high-current backup switching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold (VRST) | 2.63 V ±1.5% - ensures reliable MCU reset before brownout-induced corruption of LPSRAM data |
| Switchover Voltage (VSW) | 2.4 V - triggers seamless VCC-to-VBAT transition before system supply drops below SRAM retention level |
| Reset Timeout (trec) | 200 ms (typ) - provides sufficient hold time for full MCU initialization and firmware boot sequence |
| Chip Enable Propagation Delay | 7 ns (max) - enables tight timing control for LPSRAM write-protection during reset or power transitions |
| Battery Supply Current | 0.4 µA (typ) - minimizes backup battery drain during extended storage or standby operation |
| Operating Temperature | –40 °C to +85 °C - certified for industrial embedded environments without derating |
| VCC Range | 1.0 V to 5.5 V - supports valid reset assertion even during deep undervoltage conditions |
Pinout & Package
STM795TM6E is housed in an 8-pin SO8 (Small Outline Integrated Circuit) package, 3.9 mm × 4.9 mm body, 1.27 mm pitch, RoHS-compliant lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - PFO | Power-fail output | Not implemented on STM795 - pin is no-connect (NC) per datasheet Figure 3 and Table 3 |
| 2 - VOUT | Supply output voltage | Switched output delivering VCC or VBAT to external LPSRAM; connects via internal P-MOSFET |
| 3 - VCC | Main supply input | Primary system voltage source (1.0–5.5 V); powers internal circuitry and feeds VOUT when above VSW |
| 4 - Vccsw | VCC switch output | Push-pull signal indicating switchover state (high = battery active); drives external PMOS gate for >75 mA IOUT |
| 5 - VSS | Ground reference | Common return path for all internal blocks and external LPSRAM interface |
| 6 - E | Chip enable input | Active-low control enabling ECON gating; tied low to activate SRAM enable path during normal operation |
| 7 - RST | Active-low reset output | Push-pull output asserting logic low to MCU reset pin during VCC fault, MR activation, or power-up |
| 8 - ECON | Conditioned chip enable output | Open-drain output low only when E = low AND reset is de-asserted - enables precise SRAM write-enable timing |
Key Features
| Feature | Design Value |
|---|---|
| Chip enable gating | 7 ns max propagation delay from E to ECON ensures sub-cycle timing alignment for LPSRAM write-protection |
| VCC/VBAT switchover | Automatic transition at 2.4 V with hysteresis prevents oscillation during marginal supply conditions |
| Dual reset outputs | RST (push-pull active-low) and RST (open-drain active-high) support mixed-logic MCU interfaces |
| Low battery current | 0.4 µA typical draw extends CR2032 or similar coin-cell life to >10 years in backup mode |
| Industrial temperature range | –40 °C to +85 °C operation without external compensation or derating |
Applications
| Industrial Data Logger | Medical Patient Monitor |
|---|---|
|
Use Scenario: Continuous sensor sampling with volatile RAM buffering; power loss must preserve last 30 seconds of waveform data. IC Role / Device Role / Timing Role: STM795TM6E monitors VCC, asserts RST to halt CPU, and switches VOUT to VBAT to maintain LPSRAM power while enabling ECON-controlled write-protection. Use Value: Guarantees SRAM data integrity during AC dropout or battery swap with <200 ms reset hold and <7 ns enable gating latency. |
Use Scenario: Real-time ECG display with local waveform cache; backup power required for alarm persistence during mains failure. IC Role / Device Role / Timing Role: STM795TM6E triggers MCU reset on undervoltage, activates Vccsw to drive external PMOS for >100 mA backup current, and gates LPSRAM writes via E/ECON. Use Value: Enables fail-safe memory retention without external logic, meeting IEC 60601-1 short-interruption requirements. |
| Smart Meter with Tamper Detection | Programmable Logic Controller (PLC) I/O Module |
|
Use Scenario: Meter stores tariff tables and consumption logs in external LPSRAM; tamper event forces immediate save before power collapse. IC Role / Device Role / Timing Role: STM795TM6E detects VCC dip from tamper-induced load, asserts RST, and uses ECON to freeze SRAM writes until safe save completes. Use Value: Prevents partial-write corruption during abrupt power loss, satisfying ANSI C12.22 security logging mandates. |
Use Scenario: Distributed I/O module retains configuration and last-state registers during fieldbus power interruption. IC Role / Device Role / Timing Role: STM795TM6E supplies stable VOUT to LPSRAM, asserts RST to halt FPGA configuration, and signals switchover via Vccsw to trigger auxiliary backup sequencing. Use Value: Eliminates need for discrete MOSFET drivers and timing logic, reducing BOM count by 3 components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisor-with-SRAM-gating applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM795T | Same die, SO8 package, but marked "T" suffix - identical electrical specs and pinout to STM795TM6E | No functional difference; TM6E denotes tape-and-reel packaging per Table 10 (DocID10519 Rev 10, p.41) | Select STM795T for tube delivery; STM795TM6E for automated SMT placement. |
| STM805T | Includes PFI/PFO power-fail comparator and watchdog timer; lacks E/ECON chip enable gating | Suitable for systems needing early power-fail warning but not requiring SRAM write-gating logic | Choose STM805T if PFI monitoring is critical and ECON functionality is unnecessary. |
Compared with STM795TM6E, STM795T offers identical supervision and gating performance in alternate packaging, while STM805T trades chip enable control for power-fail detection - making STM795TM6E uniquely suited for LPSRAM non-volatilization-critical designs.
Availability
STM795TM6E is available at Aetrix Electronics and suitable for industrial data loggers, medical patient monitors, smart metering systems, and PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for STM795TM6E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensing solutions for industrial, automotive, and consumer markets.
The STM795 belongs to ST's 3 V supervisor family optimized for non-volatile SRAM backup systems, emphasizing precise switchover control, ultra-low battery current, and deterministic reset timing in harsh environments.
FAQ
What is the function of the ECON pin on STM795TM6E?
ECON is an open-drain conditioned chip enable output that goes low only when both the E pin is low and reset is de-asserted. It remains low for 15 µs or until E goes high if reset is asserted during E low. This ensures LPSRAM write-enable is blocked during reset, preventing corrupted writes during power transitions.
Does STM795TM6E include a watchdog timer?
No. The STM795TM6E explicitly excludes watchdog timer functionality, as confirmed in Section 2.3 ("NOT available on STM704/795/806") and Table 1 (no WDI column checkmark). Watchdog capability is present only on STM690, STM802, STM804, and STM805 variants.
Can STM795TM6E be used without a backup battery?
Yes. When no battery is used, connect both VBAT and VOUT to VCC per datasheet guidance (Section 1.1.11). In this configuration, VOUT remains tied to VCC, RST assertion still functions down to VCC = 1.0 V, and E/ECON gating operates normally for SRAM control.
What is the maximum load current supported on VOUT?
VOUT supports up to 75 mA continuous current when powered from VCC or VBAT, as specified in Section 1.1.7 and Figure 26–27. For higher currents, the Vccsw output must drive an external PMOS transistor, as Vccsw is rated for push-pull switching control, not direct power delivery.
STM795TM6E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.075V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM795TM6E FAQ
1.How can I place an order for STM795TM6E through Aetrix?
Please submit a Request for Quotation (RFQ) for STM795TM6E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM795TM6E reliable?
The price and inventory of STM795TM6E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM795TM6E is usually 5 days.
3.What payment methods are accepted for STM795TM6E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM795TM6E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM795TM6E?
STM795TM6E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM795TM6E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM795TM6E?
For technical support, including STM795TM6E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM795TM6E requirements.
6.How does Aetrix verify that STM795TM6E is sourced from the original manufacturer or authorized distributors?
All STM795TM6E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM795TM6E meets industry standards.
7.What is the process for return or replacement of STM795TM6E?
All STM795TM6E units undergo pre-shipment inspection (PSI). If there is an issue with STM795TM6E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM795TM6E part is unused and in its original packaging.
Return procedure for STM795TM6E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM795TM6E Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
