STMicroelectronics STM795TM6F
- Part No.:
- STM795TM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM795TM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:6,069
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM795TM6F from STMicroelectronics is a 3 V supply voltage supervisor IC with integrated battery switchover and chip-enable gating for external low-power static RAM (LPSRAM). It provides active-low RST output, manual reset input (MR), VCC switch output (Vccsw), and conditioned chip-enable output (ECON) with 7 ns max propagation delay. Designed for industrial-grade embedded systems requiring non-volatile SRAM retention during power loss, it operates from –40 °C to 85 °C with guaranteed RST assertion down to VCC = 1.0 V.
For engineers reviewing the STM795TM6F datasheet, STM795TM6F pinout, STM795TM6F application, or STM795TM6F equivalent, key selection criteria include its unique chip-enable gating function (absent in STM690/704/802/804/805/806), open-drain RST output configuration, Vccsw-controlled external PMOS switching, and absence of watchdog timer and power-fail comparator - making it distinct within the STM supervisory family.
Technical Context
The STM795 implements a precision voltage monitor with reset threshold VRST ≈ 2.93 V (typ), switchover voltage VSW = 2.4 V, and hysteresis enabling clean VCC-to-VBAT transition. Its E/ECON logic gates LPSRAM access only when reset is de-asserted and chip-enable is active, preventing inadvertent writes during power-up/down sequences.
Unlike other members of the STM690–STM806 family, the STM795 omits both watchdog timer and PFI/PFO circuitry but adds dedicated E (chip-enable input) and ECON (conditioned enable output) pins with 15 µs minimum hold time after reset release. Its Vccsw output drives external high-current PMOS switches, supporting IOUT > 75 mA beyond the internal 75 mA VOUT capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage range | 1.0 V to 5.5 V - guarantees valid RST assertion even during deep brown-out conditions. |
| Reset threshold (VRST) | 2.93 V (typ) - triggers reset before MCU fails, with ±1.5% tolerance over temperature. |
| Reset timeout (trec) | 200 ms (typ) - ensures sufficient MCU initialization time after power recovery. |
| Chip-enable propagation delay | 7 ns (max) - enables high-speed LPSRAM gating without timing violation in fast memory interfaces. |
| Battery supply current | 0.4 µA (typ) - minimizes backup battery drain during extended power-loss periods. |
| Operating temperature | –40 °C to +85 °C - qualified for industrial environments without derating. |
| VCC switch output (Vccsw) | Push-pull, rail-to-rail - directly drives gate of external PMOS for high-current backup switching. |
Pinout & Package
STM795TM6F is housed in an 8-pin SO8 (Small Outline Integrated Circuit) package per JEDEC MS-012, with 1.27 mm pitch and standard gull-wing leads. Pin 1 is marked by a beveled corner or dot; device orientation follows standard SO8 pin 1 indexing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - PFO | Power-fail output | Not implemented on STM795 - pin is no-connect (NC); unused in this variant. |
| 2 - VOUT | Supply output voltage | Switches between VCC and VBAT; delivers up to 75 mA to external LPSRAM VDD. |
| 3 - VCC | Main supply input | Primary system power source; monitored for reset threshold violation and switchover. |
| 4 - Vccsw | VCC switch output | Push-pull signal indicating VOUT source (high = battery, low = VCC); drives external PMOS gate. |
| 5 - VSS | Ground reference | Common return path for all internal circuits and output drivers. |
| 6 - E | Chip-enable input | Active-low enable control for ECON gating; pulled up internally if left floating. |
| 7 - RST | Active-low reset output | Push-pull, asserted low during reset; compatible with standard MCU reset inputs. |
| 8 - ECON | Conditioned chip-enable output | Open-drain, goes low only when E = low AND reset is de-asserted; enables safe LPSRAM access. |
Key Features
| Feature | Design Value |
|---|---|
| Chip-enable gating logic | ECON output enables LPSRAM only when reset is inactive and E is asserted - prevents corruption during boot or brown-out. |
| VCC-to-battery switchover | Automatic transition at VSW = 2.4 V with hysteresis - avoids oscillation during marginal VCC conditions. |
| Low-battery quiescent current | 0.4 µA typical - extends coin-cell life to >10 years in always-on backup applications. |
| Vccsw-controlled external switching | Push-pull Vccsw output drives PMOS gate for >75 mA backup current - bypasses internal VOUT current limit. |
| Industrial temperature operation | –40 °C to +85 °C - validated across full range with no parameter drift exceeding spec limits. |
Applications
| Industrial PLC Memory Backup | Medical Device Data Retention |
|---|---|
|
Use Scenario: Programmable logic controller retains real-time process variables in external LPSRAM during AC mains interruption. IC Role / Device Role / Timing Role: STM795TM6F monitors 3.3 V rail, asserts RST on brown-out, and gates LPSRAM write-enable via ECON while switching VOUT to backup battery. Use Value: Prevents SRAM corruption during 200 ms trec window and supports >10-year battery life with 0.4 µA standby draw. |
Use Scenario: Portable infusion pump stores therapy logs and calibration data in LPSRAM when main battery drops below cutoff. IC Role / Device Role / Timing Role: Acts as dual-function supervisor: generates MCU reset and conditionally enables LPSRAM write via E/ECON only after stable power resumes. Use Value: Eliminates need for external logic to coordinate reset release and memory access - reduces BOM count by one IC. |
| Smart Meter Firmware Preservation | Automotive Telematics Event Logging |
|
Use Scenario: Electricity meter preserves firmware state and tamper-event timestamps in LPSRAM during grid outage. IC Role / Device Role / Timing Role: Uses Vccsw to drive external PMOS for high-current battery delivery to LPSRAM, while RST holds MCU in reset until VCC stabilizes. Use Value: Enables 100 mA+ backup current capability beyond internal 75 mA limit - supports larger SRAM arrays. |
Use Scenario: Vehicle telematics unit logs crash-triggered diagnostics into LPSRAM during ignition-off battery drain events. IC Role / Device Role / Timing Role: Monitors 3.3 V supply derived from vehicle battery; asserts RST and gates LPSRAM access via ECON upon undervoltage detection. Use Value: Guarantees RST assertion down to VCC = 1.0 V - captures critical data even during severe battery sag. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisor-with-memory-gating applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM805TSA | Includes PFI/PFO and watchdog timer; lacks E/ECON gating and Vccsw output. | Used where early power-fail warning and watchdog supervision are required, not LPSRAM enable control. | Select when system requires fail-safe monitoring but does not gate external SRAM access. |
| MAX691ACPE+ | Offers similar battery switchover and reset, but no chip-enable conditioning or Vccsw output; uses different reset threshold (4.65 V). | Targeted at 5 V systems; lacks LPSRAM-specific features like ECON timing control and 7 ns enable delay. | Choose only for legacy 5 V designs needing basic reset + backup, not modern 3 V LPSRAM systems. |
Compared with STM805TSA and MAX691ACPE+, STM795TM6F uniquely integrates E/ECON logic and Vccsw for robust, timing-precise LPSRAM enable control - making it irreplaceable in applications requiring coordinated reset and memory access gating during power transitions.
Availability
STM795TM6F is available at Aetrix Electronics and suitable for industrial PLC memory backup, medical device data retention, smart meter firmware preservation, and automotive telematics event logging requiring stable component supply across extended product lifecycles.
Supply support for STM795TM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM690–STM806 series was developed specifically to provide integrated microprocessor supervision with non-volatile memory support - targeting embedded systems where reliable power monitoring and SRAM backup coordination are mission-critical.
FAQ
Is STM795TM6F pin-compatible with other STM690-series supervisors?
No. STM795TM6F uses a unique pinout: E (pin 6), ECON (pin 8), and Vccsw (pin 4) replace PFI (pin 5), PFO (pin 1), and MR (pin 6) found on STM690/802/804/805. Its SO8 footprint is identical, but signal mapping differs - direct replacement requires PCB redesign and firmware logic updates for E/ECON handshaking.
Does STM795TM6F support watchdog functionality?
No. The STM795 explicitly omits the watchdog timer - confirmed in Section 2.3 of the datasheet ("NOT available on STM704/795/806"). Unlike STM690/802/804/805, it provides no WDI pin or internal watchdog circuitry. Systems requiring watchdog supervision must add external circuitry or select another member of the family.
What is the maximum load current supported on VOUT and how is higher current achieved?
VOUT supports up to 75 mA continuously. For higher current, the Vccsw output (pin 4) is used to drive the gate of an external PMOS transistor (e.g., DMP2035U), which switches battery power to the LPSRAM. This architecture decouples current handling from the IC's internal switch, enabling scalable backup power delivery beyond the 75 mA limit.
Can ECON be used directly to drive LPSRAM CE# without additional buffering?
Yes. ECON is an open-drain output rated for 3 mA sink current and 5.5 V max voltage, compatible with standard LPSRAM CE# inputs (e.g., Cypress CY14B101QN). Its 15 µs minimum hold time after reset release ensures setup time compliance, and its conditional logic (low only when E = low AND reset = high) eliminates need for external AND gates or timing delays.
STM795TM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.075V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM795TM6F FAQ
1.How can I place an order for STM795TM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM795TM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM795TM6F reliable?
The price and inventory of STM795TM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM795TM6F is usually 5 days.
3.What payment methods are accepted for STM795TM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM795TM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM795TM6F?
STM795TM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM795TM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM795TM6F?
For technical support, including STM795TM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM795TM6F requirements.
6.How does Aetrix verify that STM795TM6F is sourced from the original manufacturer or authorized distributors?
All STM795TM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM795TM6F meets industry standards.
7.What is the process for return or replacement of STM795TM6F?
All STM795TM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM795TM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM795TM6F part is unused and in its original packaging.
Return procedure for STM795TM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM795TM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

