STMicroelectronics STM802MM6E
- Part No.:
- STM802MM6E
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM802MM6E.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,432
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM802MM6E from STMicroelectronics is a 5 V microprocessor supervisory IC with battery switchover, NVRAM supervision for external LPSRAM, dual active-low and active-high reset outputs (RST/RST), 200 ms typical reset timeout (trec), and integrated watchdog timer (1.6 s typical timeout). It operates from –40 °C to +85 °C and supports industrial systems requiring reliable power monitoring and non-volatile memory backup.
For engineers reviewing the STM802MM6E datasheet, STM802MM6E pinout, STM802MM6E application, or STM802MM6E equivalent, key selection criteria include guaranteed RST assertion down to VCC = 1.0 V, automatic VCC-to-VBAT switchover at VSO (lesser of VRST or VBAT), low 0.4 µA battery supply current, push-pull RST/RST outputs, and compatibility with LPSRAM write-protection schemes.
Technical Context
The STM802 implements a precision voltage comparator monitoring VCC against a 4.65 V reset threshold (VRST) with hysteresis, triggering RST/RST assertion on undervoltage, watchdog timeout, or manual reset via MR. Its internal P-channel MOSFET switch enables seamless VOUT switchover from VCC to VBAT when VCC falls below VSO, supporting SRAM data retention during main power loss.
It integrates a 1.6 s watchdog timer cleared by WDI edge transitions (not available on STM703/704/819), push-pull reset outputs guaranteed functional down to VCC = 1.0 V, and a power-fail comparator (PFI/PFO) with 2.4 V threshold-features confirmed in the STM690A–STM819 family datasheet (DocID10522 Rev 11).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC operating voltage | 5 V nominal; supports stable operation across full industrial range without external regulation. |
| Reset threshold (VRST) | 4.65 V (typ); ensures MCU reset before critical logic voltage margin is violated. |
| Reset timeout (trec) | 200 ms (typ); provides sufficient hold time for processor initialization and clock stabilization. |
| Watchdog timeout (tWD) | 1.6 s (typ); detects firmware lockup with minimal false triggers under transient noise. |
| Battery supply current | 0.4 µA (typ); extends backup battery life to years in low-duty-cycle SRAM retention mode. |
| Operating temperature | –40 °C to +85 °C; qualified for industrial environments without derating. |
| Reset output type | Push-pull RST (active-low) and RST (active-high); eliminates need for external pull-ups/downs. |
Pinout & Package
STM802MM6E is housed in an SO8 (Small Outline 8-pin) package per Table 8 and Figure 43 of DocID10522 Rev 11, with standard 1.27 mm pitch and surface-mount footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-high reset output; drives MCU reset input high during fault conditions. |
| 2 | VOUT | Switched output supplying external LPSRAM; connects to VCC or VBAT based on switchover logic. |
| 3 | PFO | Push-pull power-fail output; signals impending VCC collapse to enable graceful shutdown. |
| 4 | VBAT | Backup battery input; powers VOUT when VCC drops below VSO (lesser of VRST or VBAT). |
| 5 | PFI | Power-fail comparator input; monitors auxiliary rail or scaled VCC for early warning. |
| 6 | MR | Manual reset input; active-low, internally pulled up; initiates reset on button press. |
| 7 | WDI | Watchdog input; edge-sensitive; resets internal timer on rising/falling transition. |
| 8 | VCC | Main supply input; powers all internal circuitry and sources VOUT during normal operation. |
Key Features
| Feature | Design Value |
|---|---|
| Automatic battery switchover | VOUT switches from VCC to VBAT within 10 µs when VCC falls below VSO, preserving SRAM data without software intervention. |
| Dual reset outputs | Simultaneous RST (active-low) and RST (active-high) eliminate level-shifting requirements for mixed-logic systems. |
| Guaranteed reset down to 1.0 V | RST remains valid even during deep brownout, ensuring deterministic MCU behavior until complete power loss. |
| Low battery leakage | 0.4 µA typ VBAT current enables >10-year backup using standard CR2032 coin cells in standby. |
| Integrated watchdog timer | 1.6 s timeout with edge-triggered clear allows robust firmware health monitoring without external components. |
Applications
| Industrial PLC Controller | Medical Infusion Pump |
|---|---|
Use Scenario: Main 5 V rail fails during operation while retaining volatile control parameters in external LPSRAM. IC Role / Device Role / Timing Role: Supervisory IC providing VCC monitoring, automatic VBAT switchover to VOUT, and RST assertion to halt CPU execution. Use Value: Prevents parameter corruption and enables safe restart after power recovery using retained SRAM state. | Use Scenario: Battery-backed memory must retain dosage history and calibration data during AC power interruption. IC Role / Device Role / Timing Role: NVRAM supervisor asserting RST on undervoltage while routing VBAT to LPSRAM via VOUT with <10 µs switchover. Use Value: Ensures regulatory-compliant data persistence without supercapacitor sizing uncertainty or discrete FET complexity. |
| Point-of-Sale Terminal | Smart Energy Meter |
Use Scenario: Momentary power dip causes MCU reset but requires SRAM contents (transaction buffer) to survive. IC Role / Device Role / Timing Role: Dual-reset supervisor with MR input for service-mode reset and watchdog for firmware hang detection. Use Value: Eliminates transaction loss and field returns by guaranteeing SRAM retention and deterministic reset timing (200 ms trec). | Use Scenario: M-Bus or PLC communication module loses mains power but must retain metering registers and time-of-use logs. IC Role / Device Role / Timing Role: Power-fail comparator (PFI/PFO) triggers controlled shutdown while VOUT sustains LPSRAM from backup cell. Use Value: Meets IEC 62056-21 data integrity requirements with 0.4 µA VBAT quiescent current extending 10-year battery life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX809SEUR+T | Single active-low reset only; no VBAT switchover, no watchdog, no PFI/PFO. | Limited to basic reset generation; cannot support NVRAM backup or power-fail warning. | Select only if system lacks LPSRAM or battery backup requirements. |
| TPS3823MPW | Includes watchdog and reset, but no battery switchover or dual RST/RST outputs; VOUT not present. | Suitable for reset + watchdog, but requires external circuitry for SRAM backup management. | Choose when cost sensitivity outweighs integration benefits and external FET control is acceptable. |
Compared with MAX809SEUR+T and TPS3823MPW, STM802MM6E uniquely integrates battery switchover, dual reset polarity, and power-fail signaling in one SO8 device-reducing BOM count, PCB area, and validation effort for LPSRAM-based industrial designs.
Availability
STM802MM6E is available at Aetrix Electronics and suitable for industrial PLC controllers, medical infusion pumps, point-of-sale terminals, and smart energy meters requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for STM802MM6E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader designing and manufacturing microcontrollers, analog ICs, power management devices, and sensors for industrial, automotive, and consumer markets.
STM802 belongs to ST's supervisor IC product line, engineered specifically for robust power monitoring, NVRAM backup, and fail-safe reset generation in harsh industrial environments.
FAQ
What is the reset threshold voltage and tolerance for STM802MM6E?
The STM802MM6E has a nominal reset threshold (VRST) of 4.65 V with ±1.5% tolerance over temperature and supply variations. This value is factory-trimmed and specified in Table 7 (DC and AC characteristics) of DocID10522 Rev 11. It ensures reliable reset assertion before the host MCU's minimum operating voltage is violated.
Does STM802MM6E support both VCC and battery-powered operation of external LPSRAM?
Yes. The device automatically routes VCC to VOUT during normal operation and switches to VBAT when VCC falls below VSO-the lesser of VRST (4.65 V) or VBAT voltage. This switchover occurs through an internal P-channel MOSFET with <100 Ω on-resistance, enabling direct LPSRAM backup without external diodes or FETs.
Can the watchdog timer be disabled, and how?
Yes. The watchdog function is disabled when the WDI pin is left floating or tri-stated. In this state, leakage current must remain below 10 µA and load capacitance under 200 pF to prevent spurious timeouts. No configuration register or external signal is required-disabling is purely hardware-based via pin state.
Is STM802MM6E pin-compatible with other devices in the STM690A–STM819 family?
No. STM802MM6E uses the SO8 pinout shared with STM690A, STM692A, STM703, STM704, STM805, and STM817, but differs from STM818/819 which add E/ECON pins. Pin compatibility is limited to devices listed in Table 3 (Pin description) with identical pin assignments-e.g., RST on pin 1, VOUT on pin 2, PFO on pin 3, etc.
STM802MM6E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.4V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM802MM6E FAQ
1.How can I place an order for STM802MM6E through Aetrix?
Please submit a Request for Quotation (RFQ) for STM802MM6E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM802MM6E reliable?
The price and inventory of STM802MM6E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM802MM6E is usually 5 days.
3.What payment methods are accepted for STM802MM6E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM802MM6E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM802MM6E?
STM802MM6E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM802MM6E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM802MM6E?
For technical support, including STM802MM6E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM802MM6E requirements.
6.How does Aetrix verify that STM802MM6E is sourced from the original manufacturer or authorized distributors?
All STM802MM6E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM802MM6E meets industry standards.
7.What is the process for return or replacement of STM802MM6E?
All STM802MM6E units undergo pre-shipment inspection (PSI). If there is an issue with STM802MM6E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM802MM6E part is unused and in its original packaging.
Return procedure for STM802MM6E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM802MM6E Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

