STMicroelectronics STM804SM6E
- Part No.:
- STM804SM6E
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM804SM6E.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,728
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM804SM6E from STMicroelectronics is a 3 V microprocessor supervisory IC with battery switchover, active-high open-drain RST output, power-fail comparator (PFI/PFO), and manual reset input (MR). It guarantees reset assertion down to VCC = 1.0 V, provides 200 ms typical reset timeout (trec), and draws only 40 µA typical supply current. It is used in industrial embedded systems to safeguard SRAM data during brownout events.
For engineers reviewing the STM804SM6E datasheet, STM804SM6E pinout, STM804SM6E application, or STM804SM6E equivalent, key selection criteria include its open-drain active-high reset output, automatic VCC-to-VBAT switchover at 2.4 V, PFI threshold of 1.25 V, and compatibility with external LPSRAM backup circuits.
Technical Context
The STM804SM6E integrates a precision voltage reference, dual comparators (for VCC monitoring and PFI detection), and a trec timer circuit that ensures minimum 200 ms reset pulse width after power-up or MR release. Its internal logic asserts RST high when VCC exceeds VRST (2.63 V) and remains high for trec, then releases it - but only if no watchdog timeout or MR assertion occurs.
VOUT is driven by an internal P-channel MOSFET switch with 100 Ω on-resistance, enabling seamless transition from VCC to VBAT (≥1 V) when VCC falls below VSW = 2.4 V. The PFO output is push-pull and asserts low when either VCC < 2.4 V or PFI < 1.25 V, providing early power-fail warning to the host system.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold (VRST) | 2.63 V ±1.5% - guarantees reliable MCU reset initiation before critical logic voltage collapse |
| Reset Timeout (trec) | 200 ms (typ) - ensures sufficient hold time for full processor initialization and memory stabilization |
| Power-Fail Threshold (VPFI) | 1.25 V - triggers PFO low before VCC drops below 1.8 V, allowing time for controlled SRAM save |
| Supply Current (ICC) | 40 µA (typ) - enables long-term operation in battery-backed systems without significant drain |
| Battery Supply Current (IBAT) | 0.4 µA (typ) - minimizes backup battery depletion during extended VCC outage |
| VCC Switchover Voltage (VSW) | 2.4 V - defines precise VCC dropout point at which VOUT switches from VCC to VBAT |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial-grade embedded applications with thermal cycling |
Pinout & Package
STM804SM6E is housed in an 8-pin SO8 (Small Outline Integrated Circuit) package, measuring 4.9 mm × 6.0 mm × 1.75 mm, with 1.27 mm lead pitch and gull-wing leads. It is RoHS-compliant and lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: PFO | Power-fail output | Push-pull output asserted low when VCC < 2.4 V or PFI < 1.25 V; drives interrupt or NMI line directly |
| 2: VOUT | Supply output for external LPSRAM | Switched output connected to VCC above 2.4 V, or to VBAT below 2.4 V; powers SRAM during outage |
| 3: VCC | Main supply input | Primary 3 V system rail; monitored for reset and switchover; must exceed 1.0 V for guaranteed RST behavior |
| 4: RST | Active-high reset output | Open-drain output pulled high externally; asserts high during reset condition; compatible with 3 V/5 V logic interfaces |
| 5: VSS | Ground reference | Common return path for all internal circuits and external decoupling; requires low-impedance PCB connection |
| 6: MR | Manual reset input | Active-low input with internal 40 kΩ pull-up; debounced internally; initiates reset pulse on falling edge |
| 7: PFI | Power-fail input | Analog input referenced to VSS; monitors auxiliary rail or divider network; threshold fixed at 1.25 V |
| 8: VBAT | Backup battery input | Accepts 1.0–5.5 V battery; automatically engages when VCC < 2.4 V; supports Li-ion, coin cell, or SuperCap™ |
Key Features
| Feature | Design Value |
|---|---|
| Automatic battery switchover | VOUT transitions from VCC to VBAT within 10 µs when VCC drops below 2.4 V, preserving SRAM state |
| Open-drain active-high RST | Enables wired-OR reset bus sharing across multiple supervisors or processors without level-shifting |
| Power-fail comparator with PFO | Provides early warning (≥100 µs margin) before VCC crosses 1.8 V, allowing deterministic SRAM save sequence |
| Guaranteed reset down to VCC = 1.0 V | Ensures valid reset signal even during deep brownout, preventing MCU lockup or undefined state |
| Low quiescent current (40 µA) | Reduces system standby power by >90% vs. discrete supervisor solutions, critical for battery longevity |
Applications
| Industrial PLC Controller | Medical Infusion Pump |
|---|---|
Use Scenario: Maintains volatile SRAM contents during AC mains interruption or battery swap. IC Role / Device Role / Timing Role: Supervises 3 V main rail and triggers VOUT switchover to coin-cell backup; asserts RST to halt CPU until stable power resumes. Use Value: Prevents loss of dosage history and calibration data during 200–500 ms power gap, meeting IEC 62304 Class C requirements. |
Use Scenario: Preserves real-time therapy parameters and alarm logs during brief power dips in hospital-grade AC/DC adapters. IC Role / Device Role / Timing Role: Monitors both main 3.3 V rail and isolated 2.5 V analog supply via PFI; asserts PFO to initiate EEPROM save before VCC falls below 2.4 V. Use Value: Enables deterministic 15 ms save window before SRAM corruption, satisfying FDA software validation traceability mandates. |
| Smart Energy Meter | Ruggedized Telematics Unit |
Use Scenario: Secures metering registers and tariff tables during grid voltage sags or transformer switching transients. IC Role / Device Role / Timing Role: Uses MR input for field-service reset; leverages trec = 200 ms to ensure metrology ASIC completes final accumulation cycle before reset. Use Value: Eliminates register rollover errors during 100–300 ms interruptions, supporting ANSI C12.20 accuracy class 0.2 compliance. |
Use Scenario: Sustains GPS/GNSS position buffer and CAN message queue during vehicle ignition cycling or alternator ripple. IC Role / Device Role / Timing Role: Switches VOUT to supercapacitor bank upon VCC dip; uses open-drain RST to coordinate cold boot with modem and MCU reset sequencing. Use Value: Reduces cold-start latency from >2 s to <800 ms by eliminating software-based brownout detection delays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX809SEUR+T | Fixed 3.08 V reset threshold; no PFI/PFO; no battery switchover; push-pull active-low RST | Lacks SRAM backup capability and power-fail warning; suitable only for basic reset-only use cases | Select only if system uses no external LPSRAM and requires minimal BOM count with no battery support |
| TPS3808G33DBVR | Adjustable reset threshold (via external resistor); 200 ms trec; no VBAT switchover; push-pull RST | Requires external components for threshold setting; cannot drive VOUT from VBAT; lacks PFO interrupt | Choose when precise reset voltage tuning is required and battery backup is handled separately by PMIC or discrete FET |
Compared with MAX809SEUR+T and TPS3808G33DBVR, STM804SM6E uniquely integrates VCC/VBAT switchover, open-drain RST, and PFI/PFO in one SO8 package - eliminating four external components and enabling single-chip SRAM data retention in space-constrained industrial designs.
Availability
STM804SM6E is available at Aetrix Electronics and suitable for industrial PLC controllers, medical infusion pumps, smart energy meters, and ruggedized telematics units requiring stable component supply across multi-year production cycles.
Supply support for STM804SM6E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
STM804SM6E belongs to ST's legacy supervisor family targeting cost-sensitive, high-reliability embedded systems. It was engineered specifically to simplify non-volatile SRAM backup architecture while maintaining industrial temperature and long-term supply stability.
FAQ
What is the function of the Vccsw pin on STM804SM6E?
Vccsw is a push-pull output that goes high when VOUT switches from VCC to VBAT, and low when VOUT reconnects to VCC. It is designed to drive the gate of an external PMOS transistor, enabling higher current (>75 mA) battery backup paths beyond the internal 100 Ω switch's capability. It does not control internal switchover - that is fully autonomous.
Can STM804SM6E be used without a backup battery?
Yes. When no battery is used, connect both VBAT and VOUT pins directly to VCC. This disables switchover functionality while preserving reset supervision, PFI/PFO monitoring, and MR input operation. The device draws only 40 µA and asserts RST correctly down to VCC = 1.0 V, making it fully functional as a standalone reset supervisor.
How does the PFI input interact with the power-fail detection?
PFI is a dedicated analog input referenced to VSS with a fixed 1.25 V threshold. When PFI voltage falls below 1.25 V - regardless of VCC level - PFO asserts low. This allows independent monitoring of a secondary rail (e.g., analog sensor supply) while VCC remains nominal, enabling selective subsystem shutdown before main power failure.
Is the RST output truly open-drain, and what pull-up is required?
Yes, RST is a true open-drain output per datasheet Figure 1 and Table 2. It requires an external pull-up resistor to VCC or another logic rail (e.g., 3.3 V or 5 V). A 10 kΩ resistor is typical; lower values improve rise time for fast-reset applications, while higher values reduce standby current. No internal pull-up exists on this pin.
STM804SM6E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.925V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM804SM6E FAQ
1.How can I place an order for STM804SM6E through Aetrix?
Please submit a Request for Quotation (RFQ) for STM804SM6E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM804SM6E reliable?
The price and inventory of STM804SM6E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM804SM6E is usually 5 days.
3.What payment methods are accepted for STM804SM6E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM804SM6E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM804SM6E?
STM804SM6E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM804SM6E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM804SM6E?
For technical support, including STM804SM6E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM804SM6E requirements.
6.How does Aetrix verify that STM804SM6E is sourced from the original manufacturer or authorized distributors?
All STM804SM6E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM804SM6E meets industry standards.
7.What is the process for return or replacement of STM804SM6E?
All STM804SM6E units undergo pre-shipment inspection (PSI). If there is an issue with STM804SM6E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM804SM6E part is unused and in its original packaging.
Return procedure for STM804SM6E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM804SM6E Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

