STMicroelectronics STM805RM6F
- Part No.:
- STM805RM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM805RM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,894
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM805RM6F from STMicroelectronics is a 3 V microprocessor supervisory IC with battery switchover, active-high open-drain RST output, power-fail comparator (PFI/PFO), and manual reset input (MR). It guarantees reset assertion down to VCC = 1.0 V, features 200 ms typical reset timeout (trec), 1.6 s typical watchdog timeout, and draws only 40 µA typical supply current. It is used in industrial embedded systems to safeguard SRAM data during brownout events.
For engineers reviewing the STM805RM6F datasheet, STM805RM6F pinout, STM805RM6F application, or STM805RM6F equivalent, key selection criteria include its open-drain RST output configuration, VCC switchover threshold of 2.4 V, PFI comparator reference of 1.25 V, and compatibility with external low-power SRAM backup schemes.
Technical Context
The STM805RM6F integrates a precision voltage reference, dual comparators (reset and power-fail), a 1.6 s watchdog timer, and an automatic VCC/VBAT switchover circuit using an internal P-channel MOSFET switch. Its RST output is active-high and open-drain - distinct from push-pull variants in the same family - enabling wired-OR reset bus configurations.
It monitors VCC against a 2.63 V reset threshold (VRST) with 100 mV hysteresis, asserts PFO when PFI falls below 1.25 V or VCC drops below 2.4 V (VSW), and maintains VOUT continuity via VBAT during main supply loss. The MR input includes internal 40 kΩ pull-up and supports noise-immune push-button reset without external debounce.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold (VRST) | 2.63 V ±1.5% - ensures reliable MCU reset before logic corruption at 3 V supply |
| Reset Timeout (trec) | 200 ms typ - provides sufficient hold time for full system initialization |
| Watchdog Timeout (tWD) | 1.6 s typ - detects firmware lockup in real-time control loops |
| Power-Fail Threshold (VPFI) | 1.25 V - triggers early warning before VCC collapse affects SRAM retention |
| VCC Switchover Voltage (VSW) | 2.4 V - initiates battery backup before main supply falls below SRAM retention level |
| Supply Current (ICC) | 40 µA typ - minimizes quiescent load on primary 3 V rail |
| Battery Supply Current (IBAT) | 0.4 µA typ - extends backup battery life for multi-year SRAM retention |
Pinout & Package
STM805RM6F is housed in an 8-pin SO8 (Small Outline Integrated Circuit) package, compliant with JEDEC MS-012, with 1.27 mm pitch and surface-mount footprint. Pin 1 is marked by a beveled corner or dot.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PFO | Power-fail output (push-pull) | Active-low signal indicating imminent VCC failure or PFI < 1.25 V; drives interrupt or NMI line |
| PFI | Power-fail input | Monitors auxiliary voltage rail or scaled VCC; threshold fixed at 1.25 V |
| WDI | Watchdog input | Edge-sensitive input requiring toggling every ≤1.6 s to prevent reset assertion |
| RST | Active-high reset output (open-drain) | Requires external pull-up; enables shared reset bus with other open-drain devices |
| VCC | Main supply input | 3 V nominal input; powers internal circuitry and feeds VOUT when above 2.4 V |
| VOUT | SRAM supply output | Switches between VCC and VBAT to maintain continuous LPSRAM bias during power loss |
| VBAT | Backup battery input | Accepts 1.0–5.5 V; supplies VOUT when VCC < 2.4 V; supports coin cell or supercap |
| VSS | Ground reference | Common return path for all analog and digital functions; must be low-impedance |
Key Features
| Feature | Design Value |
|---|---|
| Open-drain active-high RST | Enables flexible reset bus topology with multiple supervisors or processors sharing one reset line |
| Automatic VCC/VBAT switchover | Seamlessly transfers SRAM supply at 2.4 V threshold with <100 ns delay; no software intervention required |
| Integrated power-fail comparator | Provides early warning via PFO at 1.25 V PFI threshold - independent of VCC monitoring path |
| Manual reset with internal pull-up | MR pin includes 40 kΩ internal pull-up; supports direct push-button-to-ground connection without external components |
| Low battery current (0.4 µA) | Extends CR2032 coin cell life beyond 10 years in standby - critical for unattended industrial logging |
Applications
| Industrial Data Logger | Medical Infusion Pump |
|---|---|
Use Scenario: Continuous sensor sampling and non-volatile event logging during AC mains interruption. IC Role / Device Role / Timing Role: Supervises 3 V microcontroller and external LPSRAM; asserts RST on brownout and switches VOUT to VBAT to preserve RAM contents. Use Value: Maintains SRAM data integrity for ≥24 hours on coin-cell backup while guaranteeing clean MCU reset on recovery. |
Use Scenario: Safe shutdown and parameter retention during brief battery swap in portable infusion device. IC Role / Device Role / Timing Role: Monitors main Li-ion rail and triggers PFO interrupt before voltage drops below safe operating level; enables controlled state save. Use Value: Prevents therapy interruption by initiating EEPROM save within 1.25 V PFI alert window, prior to VCC collapse. |
| Smart Energy Meter | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Tamper-resistant metering with secure time-stamped kWh records stored in SRAM during power flicker. IC Role / Device Role / Timing Role: Provides 200 ms trec-aligned reset pulse and VOUT switchover to retain last-read energy values in LPSRAM. Use Value: Ensures ANSI C12.20 compliance by preserving billing-critical data across sub-cycle outages (≤100 ms). |
Use Scenario: Field-replaceable I/O module retaining configuration and fault history during hot-swap insertion. IC Role / Device Role / Timing Role: Uses MR input for hardware-initiated reinitialization and WDI to detect firmware hang in real-time I/O task scheduler. Use Value: Guarantees deterministic 1.6 s watchdog response - faster than PLC scan cycle - preventing output latch-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM805TSAF | Same die, SO8 package but with different marking and tape/reel packaging; identical electrical specs and pinout | No functional difference; selected for automated SMT line compatibility with alternate reel format | Choose for high-volume pick-and-place where tape width or leader length differs |
| MAX805LCSA+ | Active-high push-pull RST (not open-drain); 2.93 V reset threshold; no WDI; 10 µA IBAT | Lacks watchdog and open-drain flexibility; optimized for ultra-low battery drain over feature set | Select when system requires lowest possible backup current and does not share reset bus |
Compared with STM805RM6F, STM805TSAF offers identical supervision functionality with packaging variation only, while MAX805LCSA+ trades watchdog and open-drain capability for lower 10 µA battery current - making it suitable only for static memory retention without runtime fault detection.
Availability
STM805RM6F is available at Aetrix Electronics and suitable for industrial data loggers, medical infusion pumps, smart energy meters, and PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for STM805RM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and embedded markets since 1987.
The STM690/805 supervisor family targets robust power-management in harsh environments, delivering guaranteed reset behavior, battery-backed SRAM protection, and integrated fault-detection features for mission-critical embedded systems.
FAQ
What is the function of the WDI pin on STM805RM6F?
The WDI (Watchdog Input) pin monitors microcontroller health by requiring a rising or falling edge at least once every 1.6 seconds. If no transition occurs, the internal watchdog timer expires and forces the open-drain RST output high. WDI cannot be left floating and must be actively toggled by firmware or driven by a dedicated oscillator circuit.
Can STM805RM6F drive SRAM directly without external FETs?
Yes - STM805RM6F delivers up to 75 mA through its VOUT pin when powered by VCC or VBAT, sufficient for most low-power SRAMs (e.g., Cypress CY14B101QN). For loads exceeding 75 mA, the Vccsw pin can drive an external PMOS transistor to augment current capacity while maintaining switchover control.
How does the PFI/PFO function interact with VCC monitoring?
PFI/PFO operates independently of the main reset comparator: PFO goes low when either PFI < 1.25 V OR VCC < 2.4 V (VSW), providing dual-path power-fail detection. This allows early warning from a separate auxiliary rail (e.g., analog sensor supply) while still responding to main supply collapse - critical for predictive shutdown sequencing.
Is the RST output truly open-drain, and what pull-up value is recommended?
Yes - STM805RM6F's RST is strictly open-drain active-high. ST recommends a 4.7 kΩ pull-up to 3 V for standard noise immunity and rise time (<100 ns). Values between 2.2 kΩ and 10 kΩ are acceptable depending on bus capacitance and speed requirements; avoid >10 kΩ to prevent slow edges in noisy environments.
STM805RM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.625V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM805RM6F FAQ
1.How can I place an order for STM805RM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM805RM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM805RM6F reliable?
The price and inventory of STM805RM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM805RM6F is usually 5 days.
3.What payment methods are accepted for STM805RM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM805RM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM805RM6F?
STM805RM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM805RM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM805RM6F?
For technical support, including STM805RM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM805RM6F requirements.
6.How does Aetrix verify that STM805RM6F is sourced from the original manufacturer or authorized distributors?
All STM805RM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM805RM6F meets industry standards.
7.What is the process for return or replacement of STM805RM6F?
All STM805RM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM805RM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM805RM6F part is unused and in its original packaging.
Return procedure for STM805RM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM805RM6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

