My Inquiry
My Account
STMicroelectronics STM806SM6F
- Part No.:
- STM806SM6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STM806SM6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,022
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM806SM6F from STMicroelectronics is a 3 V industrial-grade microprocessor supervisor IC with integrated battery switchover, active-low push-pull RST output, manual reset (MR) input, power-fail comparator (PFI/PFO), and guaranteed reset assertion down to VCC = 1.0 V. It delivers 200 ms typical reset timeout (trec), 0.4 µA typical battery supply current, and operates from –40 °C to +85 °C for embedded NVRAM backup in low-power systems.
For engineers reviewing the STM806SM6F datasheet, STM806SM6F pinout, STM806SM6F application, or STM806SM6F equivalent, this device is selected for precise VCC monitoring, battery-backed SRAM retention, push-button system recovery, and early power-fail warning in space-constrained industrial controllers and metering hardware.
Technical Context
The STM806 implements a precision voltage reference and comparator to monitor VCC against a fixed reset threshold (VRST ≈ 2.63 V), asserting RST when VCC drops below VRST or MR is pulled low. Reset remains active for trec (200 ms typ) after VCC recovers or MR releases.
It integrates automatic battery switchover: when VCC falls below VSW = 2.4 V, VOUT disconnects from VCC and connects to VBAT via an internal P-channel MOSFET switch; Vccsw toggles high during battery mode to enable external PMOS gate drive. PFI/PFO provides independent power-fail detection with push-pull PFO output.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold (VRST) | 2.63 V ±1.5% - ensures reliable MCU reset before brownout affects core logic |
| Reset Timeout (trec) | 200 ms typ - provides sufficient hold time for full processor initialization |
| Battery Supply Current | 0.4 µA typ - enables multi-year backup operation on coin-cell batteries |
| Power-Fail Threshold (VPFI) | 1.25 V ±3% - triggers PFO assertion before critical supply collapse |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial ambient environments without derating |
| VCC Switchover Voltage (VSW) | 2.4 V - defines precise transition point from main to backup supply |
| Supply Current (VCC mode) | 40 µA typ - minimizes quiescent load on primary 3 V rail |
Pinout & Package
STM806SM6F is housed in an SO8 (Small Outline 8-pin) package with 1.27 mm pitch, JEDEC MS-012AC compliant, suitable for automated SMT assembly and IPC Class 2/3 reliability requirements.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: PFO | Power-fail output | Push-pull active-low signal indicating imminent VCC failure; drives interrupt or flag lines directly |
| 2: VOUT | Supply output for LPSRAM | Switched output connected to VCC or VBAT; powers external low-power SRAM during main supply loss |
| 3: VCC | Main supply input | 3 V nominal input; monitored for reset generation and switchover control |
| 4: Vccsw | VCC switch status output | Push-pull logic-high during battery mode; used to enable external high-current PMOS backup switch |
| 5: VSS | Ground reference | Common return path for all internal circuits and output drivers |
| 6: MR | Manual reset input | Active-low, internally pulled up (40 kΩ); debounced by trec timer - no external RC needed |
| 7: RST | Active-low reset output | Push-pull, guaranteed valid down to VCC = 1.0 V; directly resets microcontrollers and peripherals |
| 8: VBAT | Backup battery input | Accepts 1.0–5.5 V; automatically engages when VCC < 2.4 V; supports coin cells or supercaps |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed RST assertion at VCC = 1.0 V | Ensures fail-safe reset even during deep brownout, critical for nonvolatile data integrity |
| Automatic battery switchover with Vccsw indicator | Enables seamless LPSRAM backup without software intervention; Vccsw simplifies external PMOS control |
| Integrated power-fail comparator (PFI/PFO) | Provides early warning of supply decay before reset threshold is crossed - allows graceful shutdown |
| 200 ms typ reset timeout with no external components | Eliminates need for external RC timing network - reduces BOM count and layout area |
| Industrial temperature range (–40 °C to +85 °C) | Validated performance across full operating envelope - no derating required in harsh environments |
Applications
| Smart Energy Metering | Industrial PLC I/O Modules |
|---|---|
|
Use Scenario: Maintaining SRAM contents during AC mains interruption or battery replacement in electricity meters. IC Role / Device Role / Timing Role: Supervisor monitors 3.3 V rail, asserts RST on brownout, switches VOUT to VBAT, and signals PFO to initiate firmware save-to-flash sequence. Use Value: Prevents loss of tariff data, billing counters, and configuration registers during >10 s power gaps using CR2032 coin cell. |
Use Scenario: Ensuring deterministic reset and memory retention in distributed I/O nodes exposed to 24 V DC field supply fluctuations. IC Role / Device Role / Timing Role: Provides MR-triggered field-service reset, monitors VCC for transient-induced lockup, and maintains LPSRAM state during 50–200 ms dips. Use Value: Eliminates need for watchdog co-processor; guarantees clean restart and preserves calibration data without host intervention. |
| Point-of-Sale Terminal Backup | Building Automation Controllers |
|
Use Scenario: Preserving transaction logs and session state during unexpected wall-adapter disconnection in retail terminals. IC Role / Device Role / Timing Role: Detects VCC collapse via PFI, asserts PFO to trigger EEPROM write, then switches VOUT to backup capacitor to sustain SRAM for 500 ms. Use Value: Enables atomic commit of last sale record - meets PCI-DSS data persistence requirements without supercap oversizing. |
Use Scenario: Supporting nonvolatile parameter storage in HVAC controllers powered by intermittent PoE or local SMPS. IC Role / Device Role / Timing Role: Monitors 3.3 V PoE-derived rail; uses MR for service-mode factory reset; asserts RST if VCC drops below 2.63 V for >200 ms. Use Value: Guarantees consistent boot state after power cycling - avoids misconfigured damper positions or sensor offsets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6361KA29+T | Fixed 2.93 V reset threshold; no PFI/PFO; no battery switchover; SOT23-6 package | Lacks VOUT/Vccsw and power-fail warning - suitable only for basic reset, not NVRAM backup | Select only when battery backup and early power-fail signaling are unnecessary |
| TPS3808G12DBVR | Adjustable reset threshold (via external resistor); 360 ms min trec; no MR or battery switchover | Requires external components for threshold setting; no manual reset or VBAT support - limited to simple VCC monitoring | Choose when precise threshold tuning is required and backup functionality is handled elsewhere |
Compared with MAX6361KA29+T and TPS3808G12DBVR, STM806SM6F uniquely integrates battery switchover, PFI/PFO, and MR in a single SO8 package - eliminating discrete diode-OR and comparator solutions while reducing board area by ≥40%.
Availability
STM806SM6F is available at Aetrix Electronics and suitable for smart metering, industrial PLC modules, point-of-sale terminal backup, and building automation controllers requiring stable component supply across extended product lifecycles.
Supply support for STM806SM6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensing solutions for industrial, automotive, and consumer markets.
The STM690/704/806 family was engineered specifically for robust, low-power microprocessor supervision in battery-backed embedded systems - prioritizing guaranteed reset behavior, minimal quiescent current, and seamless supply switchover.
FAQ
Can STM806SM6F drive external SRAM directly without additional level-shifting?
Yes. VOUT supplies up to 75 mA at 3 V with <100 mΩ on-resistance and tracks VCC or VBAT within 100 mV drop. It interfaces directly with standard 3 V LPSRAMs (e.g., AS6C4008, CY62148EV30) without level shifters or buffers - verified per Figure 5 and Table 7 DC characteristics.
What is the maximum allowable VBAT voltage relative to VCC?
VBAT may exceed VCC up to 5.5 V, per Absolute Maximum Ratings (Table 5). During switchover, internal protection prevents backfeed: VBAT only connects to VOUT when VCC < 2.4 V, and Vccsw asserts high to disable external PMOS if VBAT > VCC during transition - confirmed in Section 2.4 and Figure 8.
Does MR require external pull-up or debounce circuitry?
No. MR has an internal 40 kΩ pull-up resistor and is debounced by the built-in trec timer. A momentary switch from MR to VSS suffices; no RC network or firmware polling is needed - explicitly stated in Section 2.2 and Table 3 pin description.
How does PFO behave when both PFI < VPFI and VCC < VSW occur simultaneously?
PFO asserts low under either condition independently and remains low as long as at least one condition holds. No priority or masking occurs: simultaneous PFI low and VCC dropout results in immediate, sustained PFO assertion - defined in Sections 1.1.5/1.1.6 and Figure 13 waveform.
STM806SM6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.925V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
STM806SM6F FAQ
1.How can I place an order for STM806SM6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM806SM6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM806SM6F reliable?
The price and inventory of STM806SM6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM806SM6F is usually 5 days.
3.What payment methods are accepted for STM806SM6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM806SM6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM806SM6F?
STM806SM6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM806SM6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM806SM6F?
For technical support, including STM806SM6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM806SM6F requirements.
6.How does Aetrix verify that STM806SM6F is sourced from the original manufacturer or authorized distributors?
All STM806SM6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM806SM6F meets industry standards.
7.What is the process for return or replacement of STM806SM6F?
All STM806SM6F units undergo pre-shipment inspection (PSI). If there is an issue with STM806SM6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM806SM6F part is unused and in its original packaging.
Return procedure for STM806SM6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM806SM6F Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
