STMicroelectronics STM8L151K6T3
- Part No.:
- STM8L151K6T3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
STM8L151K6T3.pdf
- Description:
- IC MCU 8BIT 32KB FLASH 32LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,105
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM8L151K6T3 from STMicroelectronics is an 8-bit ultra-low-power microcontroller featuring 32 KB Flash, 1 KB data EEPROM with ECC, 2 KB RAM, 12-bit ADC (1 Msps, 25 channels), 12-bit DAC, two ultra-low-power comparators, RTC with BCD calendar and auto-wakeup, and integrated capacitive touch sensing (16 channels). It operates from 1.65 V to 3.6 V across –40 °C to 125 °C and targets battery-powered industrial sensors and portable medical devices.
For engineers reviewing the STM8L151K6T3 datasheet, STM8L151K6T3 pinout, STM8L151K6T3 application, or STM8L151K6T3 equivalent, key selection factors include verified Halt-mode current (350 nA), RTC-backed wake-up latency (4.7 µs), 16-channel touch-sensing support, and LQFP32 package compatibility with SWIM-based non-intrusive debugging.
Technical Context
The STM8L151K6T3 implements a Harvard-architecture STM8 core with 3-stage pipeline, delivering 16 CISC MIPS at 16 MHz. Its power architecture integrates five low-power modes-including Active-halt (1.3 µA with full RTC) and Halt (350 nA)-enabled by programmable voltage detector, ultra-safe BOR with 5 thresholds, and dual RC oscillators (16 MHz factory-trimmed + 38 kHz low-consumption).
Clock management includes dedicated 1–16 MHz HSE, 32 kHz LSE, and clock security system. Peripheral subsystems are DMA-accelerated (4-channel controller supporting ADC, DAC, SPI, I²C, USART, timers), with independent watchdogs (window + independent), beeper timer (1/2/4 kHz), and hardware LCD controller excluded (K6 variant is STM8L151xx, no LCD).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | STM8 8-bit Harvard, 3-stage pipeline, 16 MIPS peak @ 16 MHz |
| Memory | 32 KB Flash (RWW, ECC), 1 KB Data EEPROM (ECC), 2 KB RAM |
| ADC | 12-bit, 1 Msps, 25 input channels, internal temp sensor & reference |
| DAC | 12-bit, buffered output on PB4–PB6, monotonicity guaranteed |
| Low-Power Modes | Halt: 350 nA; Active-halt w/ RTC: 1.3 µA; Low power run: 5.1 µA |
| Operating Voltage | 1.65 V to 3.6 V - supports direct coin-cell (CR2032) and Li-SOCl₂ operation |
| Temperature Range | –40 °C to +125 °C - qualified for extended industrial and automotive under-hood use |
| Capacitive Sensing | 16-channel hardware-accelerated touchkey/proximity/rotary support, no external components |
Pinout & Package
LQFP32 (7 × 7 mm, 0.8 mm pitch) package with 29 user I/Os, all mappable to interrupt vectors; includes dedicated SWIM debug pin, NRST, VDD/VSS pairs, and VREF+ for ADC/DAC calibration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (NRST) | Active-low reset input | Accepts external reset pulse; internally tied to ultra-low-power POR/PDR and BOR |
| 2–11, 13–22, 24–32 | General-purpose I/O | All support interrupt generation, alternate functions (USART/I²C/SPI/timers), and capacitive sensing |
| 12 (SWIM) | Single-wire interface module | Enables non-intrusive in-circuit debugging and fast flash programming |
| 23 (VREF+) | Analog reference input | Configurable as ADC/DAC reference source or internal 1.22 V bandgap bypass |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low leakage I/O | 50 nA per pin - enables long-term battery retention without I/O pull-up/down compromises |
| RTC with calendar & alarm | BCD-coded time/date + periodic wakeup from Halt mode - eliminates external real-time clock IC |
| Hardware touch sensing | 16-channel capacitive sensing engine with built-in charge transfer and noise filtering - no firmware overhead |
| Flexible memory protection | Read/write protection zones for Flash, EEPROM, and option bytes - supports secure bootloader partitioning |
| DMA-peripheral coupling | 4-channel controller servicing ADC, DAC, SPI, I²C, USART, and timers - reduces CPU load during burst transfers |
| Fast wake-up from Halt | 4.7 µs startup to first instruction execution - critical for duty-cycled sensor nodes |
Applications
| Industrial Sensor Node | Portable Medical Monitor |
|---|---|
|
Use Scenario: Wireless temperature/humidity node powered by CR2032 coin cell, transmitting data every 5 minutes via BLE companion MCU. IC Role / Device Role / Timing Role: Primary system controller managing sensor acquisition, RTC-triggered wake-up, low-power sleep sequencing, and SPI/I²C peripheral interfacing. Use Value: 350 nA Halt current extends battery life beyond 5 years; 4.7 µs wake-up ensures precise timing alignment with radio duty cycle. |
Use Scenario: Handheld blood oxygen (SpO₂) monitor with OLED display, rechargeable Li-ion, and clinical-grade analog front-end. IC Role / Device Role / Timing Role: Signal conditioning supervisor handling ADC sampling of photodiode signals, DAC-driven LED bias control, and real-time saturation calculation. Use Value: 12-bit ADC with internal reference and temp sensor enables drift-compensated measurements; 12-bit DAC provides precise LED current regulation. |
| Smart Utility Meter Interface | Asset Tracking Beacon |
|
Use Scenario: Battery-operated water/gas meter with tamper detection, pulse counting, and LoRaWAN backhaul via UART-connected transceiver. IC Role / Device Role / Timing Role: System manager executing metrology algorithms, detecting magnetic tampering via comparator inputs, and scheduling RF transmission windows. Use Value: Two rail-to-rail comparators with fixed-threshold and wakeup capability detect magnet intrusion without CPU polling; RTC calendar logs event timestamps. |
Use Scenario: GPS-denied indoor asset tracker using accelerometer motion detection and BLE beaconing, deployed for >3 years on primary AA cells. IC Role / Device Role / Timing Role: Motion-triggered controller activating GPS/BLE only on movement, logging timestamped events to EEPROM, and managing deep-sleep state transitions. Use Value: 1 KB ECC-protected EEPROM retains 10,000+ event records with error correction; 1.3 µA Active-halt mode preserves RTC while minimizing background drain. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-power 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM8L052K6T3 | 16 KB Flash, no data EEPROM, same LQFP32 package and peripheral set | Lacks ECC-protected EEPROM and RWW capability - unsuitable for field-upgradable firmware or persistent configuration storage | Select when cost sensitivity outweighs need for robust non-volatile parameter storage |
| RL78/G13 R5F100LEAFB | 16-bit core, 32 KB Flash, 4 KB RAM, 10-bit ADC, 1.2 µA Halt current | Higher code density and interrupt latency; lacks integrated touch sensing and comparator wakeup | Prefer when migrating legacy 16-bit code or requiring larger RAM for protocol stacks |
Compared with STM8L052K6T3, the STM8L151K6T3 adds ECC EEPROM and RWW for safe over-the-air updates; versus RL78/G13, it delivers superior capacitive touch integration and lower Halt-mode current at the expense of 16-bit addressing depth.
Availability
STM8L151K6T3 is available at Aetrix Electronics and suitable for industrial sensor nodes, portable medical monitors, smart utility meter interfaces, and asset tracking beacons requiring stable component supply across extended temperature and ultra-low-power constraints.
Supply support for STM8L151K6T3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in microcontrollers, power management, sensors, and automotive ICs.
The STM8L ultra-low-power MCU product line targets energy-constrained applications including battery-operated IoT endpoints, portable healthcare devices, and industrial monitoring systems where sub-microamp sleep and fast wake-up are mandatory.
FAQ
What is the minimum operating voltage for STM8L151K6T3 in Halt mode?
The STM8L151K6T3 maintains full functionality down to 1.65 V in all low-power modes, including Halt. At this voltage, Halt current remains 350 nA (typical) with RTC active and SRAM retention enabled, as confirmed in Table 26 of DS6372 Rev 17.
Does STM8L151K6T3 support hardware-accelerated AES or cryptographic functions?
No. The STM8L151K6T3 does not include hardware crypto accelerators. Security relies on software-implemented algorithms and memory protection features (read/write protection, option byte locking). For hardware cryptography, ST's STM32L4 or STM32U5 series are recommended alternatives.
Can the 12-bit DAC output drive an external op-amp directly?
Yes. The DAC output buffer is rail-to-rail and specified to drive ≥5 kΩ loads with monotonicity preserved. Output impedance is <1 kΩ, enabling direct connection to standard op-amps without external buffering - verified in Table 50 and Figure 127 of DS6372 Rev 17.
Is SWIM debugging supported in all low-power modes?
SWIM is active only in Run, Wait, and Low power run modes. It is disabled in Low power wait, Active-halt, and Halt modes to preserve power integrity. Debug access requires waking the device into a higher-power mode first, as documented in Section 3.19 of the datasheet.
STM8L151K6T3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-LQFP
- Series:
- STM8L EnergyLite
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- STM8
- Core Size:
- 8-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, IR, POR, PWM, WDT
- Number of I/O:
- 30
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM8L151K6T3 FAQ
1.How can I place an order for STM8L151K6T3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM8L151K6T3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM8L151K6T3 reliable?
The price and inventory of STM8L151K6T3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM8L151K6T3 is usually 5 days.
3.What payment methods are accepted for STM8L151K6T3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM8L151K6T3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM8L151K6T3?
STM8L151K6T3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM8L151K6T3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM8L151K6T3?
For technical support, including STM8L151K6T3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM8L151K6T3 requirements.
6.How does Aetrix verify that STM8L151K6T3 is sourced from the original manufacturer or authorized distributors?
All STM8L151K6T3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM8L151K6T3 meets industry standards.
7.What is the process for return or replacement of STM8L151K6T3?
All STM8L151K6T3 units undergo pre-shipment inspection (PSI). If there is an issue with STM8L151K6T3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM8L151K6T3 part is unused and in its original packaging.
Return procedure for STM8L151K6T3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM8L151K6T3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

