STMicroelectronics STM8S103F2P3
- Part No.:
- STM8S103F2P3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
STM8S103F2P3.pdf
- Description:
- IC MCU 8BIT 4KB FLASH 20TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,482
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM8S103F2P3 from STMicroelectronics is an 8-bit access-line microcontroller featuring a 16 MHz STM8 core, 8 Kbyte Flash program memory, 640 byte data EEPROM, 10-bit ADC with 5 channels, UART/SPI/I²C interfaces, and three timers-including a 16-bit advanced control timer with dead-time insertion. It targets cost-sensitive embedded control in industrial sensors, appliance motor control, and smart metering peripherals.
For engineers reviewing the STM8S103F2P3 datasheet, STM8S103F2P3 pinout, STM8S103F2P3 application, or STM8S103F2P3 equivalent, key selection criteria include its 20-pin TSSOP package, 2.95–5.5 V supply range, integrated SWIM debug interface, and support for LIN master mode via UART-critical for automotive body electronics and low-voltage industrial I/O modules.
Technical Context
The STM8S103F2P3 implements a Harvard-architecture STM8 core with 3-stage pipeline and extended instruction set, enabling deterministic real-time execution at up to 16 MHz. Its clock system integrates four sources: external crystal (up to 24 MHz), external clock input, user-trimmable 16 MHz RC, and low-power 128 kHz RC-with clock security monitoring to detect failure and trigger reset.
Interrupt handling uses a nested controller supporting 32 vectors and up to 27 external interrupts across six priority levels. Memory subsystem includes 8 Kbyte Flash with 20-year data retention at 55 °C after 10 kcycles, 640 byte true EEPROM (300 kcycle endurance), and 1 Kbyte RAM-all mapped into a unified 24-bit address space accessible via direct and indexed addressing modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | 16 MHz STM8 8-bit Harvard architecture with 3-stage pipeline and extended instruction set-enables efficient C code execution and deterministic interrupt latency. |
| Flash Memory | 8 Kbyte Flash with 20-year data retention at 55 °C after 10,000 write/erase cycles-supports field firmware updates and robust boot code storage. |
| Data EEPROM | 640 byte true data EEPROM, rated for 300,000 write/erase cycles-provides nonvolatile parameter storage without external serial EEPROM. |
| ADC | 10-bit ±1 LSB ADC with up to 5 multiplexed inputs, scan mode, and analog watchdog-sufficient for precision sensor signal acquisition in temperature or voltage monitoring. |
| Timers | Three independent timers: TIM1 (16-bit advanced, 4 CAPCOM, dead-time), TIM2 (16-bit general purpose), TIM4 (8-bit basic)-support motor commutation, PWM generation, and periodic wake-up. |
| Communication | UART (LIN master, SmartCard, IrDA), SPI (up to 8 Mbit/s), I²C (up to 400 kbit/s)-enables interoperability with displays, sensors, and legacy automotive networks. |
| Supply Range | 2.95–5.5 V operation-compatible with single-cell Li-ion, 3.3 V logic rails, and unregulated 5 V supplies common in industrial power stages. |
Pinout & Package
TSSOP20 package (4.4 mm body width, 0.65 mm pitch) with 20 leads; thermally enhanced for compact PCB layouts and reflow-compatible assembly. Pin count and I/O allocation optimized for minimal external components in space-constrained applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply | Main 2.95–5.5 V supply rail; decoupled via 100 nF capacitor near pin for stable core and peripheral operation. |
| VSS | Ground reference | Digital ground return path; must be connected to low-impedance PCB plane to minimize noise coupling into ADC and timers. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external push-button or supervisor IC for reliable power-on and brown-out recovery. |
| SWIM | Single-wire interface module | Debug and programming interface using one GPIO pin-eliminates need for dedicated JTAG header and reduces BOM count. |
| PA0–PA7 | Programmable I/O port A | 8-bit bidirectional port with high sink capability (20 mA per pin); supports alternate functions including UART TX/RX, SPI, and ADC inputs. |
| PB0–PB5 | Programmable I/O port B | 6-bit port with remappable alternate functions; includes TIM1 complementary outputs and I²C SCL/SDA on PB4/PB5. |
Key Features
| Feature | Design Value |
|---|---|
| Low-power clock management | Four selectable clock sources plus individual peripheral clock gating-reduces active current to 190 µA/MHz and enables sub-1 µA halt mode. |
| Integrated analog subsystem | 10-bit ADC with hardware scan, analog watchdog, and internal reference-enables autonomous sensor monitoring without CPU intervention. |
| Robust I/O design | 21 high-sink I/Os (20 mA) immune to current injection-tolerates >50 mA transient injection per pin, simplifying ESD protection in industrial environments. |
| Secure debug interface | SWIM protocol with optional readout protection-prevents unauthorized firmware extraction while allowing full in-circuit debugging during development. |
| LIN-compliant UART | UART1 with clock output and LIN master timing accuracy ±1.5%-meets ISO 17987-4 requirements for automotive body control networks. |
Applications
| Industrial Sensor Node | Smart Appliance Control |
|---|---|
|
Use Scenario: Standalone temperature/humidity sensor node with local display and wireless telemetry interface. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, UART-based sensor fusion, and SPI-driven OLED display refresh. Use Value: Integrated 10-bit ADC and 640-byte EEPROM eliminate external signal conditioning and configuration storage, reducing bill-of-materials by two ICs. |
Use Scenario: Washing machine drum motor control and user interface panel. IC Role / Device Role / Timing Role: Real-time motor commutation via TIM1 PWM outputs and front-panel button/LED management via high-sink I/Os. Use Value: 21 high-sink outputs drive LEDs and relays directly; 16-bit advanced timer with dead-time insertion ensures safe half-bridge gate driving. |
| Energy Meter Peripheral | Automotive Body Controller |
|
Use Scenario: Secondary MCU in residential electricity meter handling tamper detection, LCD backlight control, and IR communication. IC Role / Device Role / Timing Role: Dedicated peripheral manager interfacing with optical sensor, IR transceiver, and segment LCD driver. Use Value: UART with IrDA support enables contactless meter reading; low-power modes extend battery life in backup-supplied configurations. |
Use Scenario: Door module controlling window lift, mirror adjustment, and interior lighting in entry-level vehicles. IC Role / Device Role / Timing Role: LIN master node communicating with central body controller and managing local PWM dimming and relay actuation. Use Value: Hardware LIN timing compliance eliminates need for external timing crystals or calibration, lowering system cost and validation effort. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM8S003F3P6 | Same 20-pin TSSOP package, identical core and peripherals, but only 4 Kbyte Flash and 128 byte EEPROM. | Suitable for simpler control tasks with smaller firmware footprints and no persistent parameter storage needs. | Select when firmware size < 4 Kbyte and EEPROM usage is unnecessary-offers lower unit cost with identical footprint and toolchain compatibility. |
| EFM8BB10F8G-A-QFN20 | Silicon Labs 8051-based MCU in QFN20; 8 Kbyte Flash, 512 byte RAM, but no integrated EEPROM and different peripheral mix (no LIN UART). | Better suited for USB-bridged or capacitive-touch applications where 8051 ecosystem familiarity outweighs LIN or EEPROM requirements. | Choose only if migrating from legacy 8051 designs or requiring USB interface-requires new toolchain and lacks EEPROM/LIN features critical for industrial field devices. |
Compared with STM8S003F3P6, the STM8S103F2P3 provides double Flash and 5× more EEPROM-essential for firmware-over-the-air updates and calibrated sensor offsets. Versus EFM8BB10F8G-A-QFN20, it delivers native LIN compliance and true EEPROM, reducing external component count and certification effort in automotive and utility metering.
Availability
STM8S103F2P3 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart appliance control modules, and automotive body electronics requiring stable component supply across multi-year production cycles.
Supply support for STM8S103F2P3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog products for industrial, automotive, and consumer markets.
The STM8S series targets cost-optimized 8-bit embedded control with emphasis on reliability, low-power operation, and seamless integration of analog peripherals-designed specifically for appliance, metering, and industrial automation applications where Flash density and EEPROM endurance matter.
FAQ
What debug interface does the STM8S103F2P3 support?
The STM8S103F2P3 uses the Single-Wire Interface Module (SWIM) for in-circuit debugging and programming. It requires only one dedicated pin (SWIM) and operates at standard VDD levels-no separate debug voltage or complex JTAG chain needed. SWIM supports full breakpoint, step-through, and memory inspection capabilities via ST-LINK/V2 or compatible debuggers.
Does the STM8S103F2P3 support hardware LIN communication?
Yes-the UART1 peripheral includes dedicated LIN master mode with automatic sync field generation, break detection, and timing accuracy within ±1.5% over temperature and voltage, meeting ISO 17987-4 requirements. No external oscillator or timing calibration is required, and LIN functionality is enabled via standard UART registers with LIN-specific control bits.
What is the maximum operating frequency at 3.3 V supply?
At VDD = 3.3 V, the STM8S103F2P3 supports a maximum CPU clock frequency of 16 MHz when using the internal 16 MHz RC oscillator (trimmed) or an external clock source. The fCPUmax vs. VDD curve (Figure 9 in DS6120 Rev 15) confirms full 16 MHz operation down to 2.95 V, with guaranteed timing margins across industrial temperature range (−40 to +85 °C).
Can the data EEPROM be used for storing calibration coefficients?
Yes-the 640 byte true data EEPROM is rated for 300,000 write/erase cycles and retains data for 20 years at 55 °C, making it suitable for storing factory-calibrated sensor offsets, motor tuning parameters, or user-configurable settings. EEPROM access is managed via dedicated firmware library functions that handle erase-before-write sequencing and wear leveling across pages.
STM8S103F2P3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Series:
- STM8S
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- STM8
- Core Size:
- 8-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 16
- Program Memory Size:
- 4KB (4K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 640 x 8
- RAM Size:
- 1K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.95V ~ 5.5V
- Data Converters:
- A/D 5x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM8S103F2P3 FAQ
1.How can I place an order for STM8S103F2P3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM8S103F2P3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM8S103F2P3 reliable?
The price and inventory of STM8S103F2P3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM8S103F2P3 is usually 5 days.
3.What payment methods are accepted for STM8S103F2P3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM8S103F2P3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM8S103F2P3?
STM8S103F2P3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM8S103F2P3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM8S103F2P3?
For technical support, including STM8S103F2P3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM8S103F2P3 requirements.
6.How does Aetrix verify that STM8S103F2P3 is sourced from the original manufacturer or authorized distributors?
All STM8S103F2P3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM8S103F2P3 meets industry standards.
7.What is the process for return or replacement of STM8S103F2P3?
All STM8S103F2P3 units undergo pre-shipment inspection (PSI). If there is an issue with STM8S103F2P3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM8S103F2P3 part is unused and in its original packaging.
Return procedure for STM8S103F2P3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM8S103F2P3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

